PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks (original) (raw)
Related papers
14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks
2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016
TaxoNN: A Light-Weight Accelerator for Deep Neural Network Training
2020 IEEE International Symposium on Circuits and Systems (ISCAS), 2020
CompactNet: High Accuracy Deep Neural Network Optimized for On-Chip Implementation
2018 IEEE International Conference on Big Data (Big Data), 2018
BenchNN: On the broad potential application scope of hardware neural network accelerators
2012
2018
Towards Power Efficient DNN Accelerator Design on Reconfigurable Platform
Cornell University - arXiv, 2021
A Scalable System-on-Chip Acceleration for Deep Neural Networks
IEEE Access
Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators
IEEE Micro, 2017
A Power Efficient Neural Network Implementation on Heterogeneous FPGA and GPU Devices
2019 IEEE 20th International Conference on Information Reuse and Integration for Data Science (IRI), 2019
Extensible Embedded Processor for Convolutional Neural Networks
Sci. Program., 2021
An Energy-Efficient Accelerator Architecture with Serial Accumulation Dataflow for Deep CNNs
2020 18th IEEE International New Circuits and Systems Conference (NEWCAS), 2020
Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic
2017 IEEE International Conference on Computer Design (ICCD), 2017
Accelerating Deep Neural Networks implementation: A survey
IET Computers & Digital Techniques, 2021
Compute-in-Time for Deep Neural Network Accelerators: Challenges and Prospects
ENOS: Energy-Aware Network Operator Search for Hybrid Digital and Compute-in-Memory DNN Accelerators
2021
Heterogeneous Scheduling of Deep Neural Networks for Low-power Real-time Designs
ACM Journal on Emerging Technologies in Computing Systems, 2019
MulNet: A Flexible CNN Processor With Higher Resource Utilization Efficiency for Constrained Devices
IEEE Access, 2019
Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017
A Hardware Accelerator for the Inference of a Convolutional Neural network
Ciencia e Ingeniería Neogranadina, 2019
Efficient Processing of Deep Neural Networks: A Tutorial and Survey
ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining
2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2019
IEEE Access
Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays
Computational Intelligence and Neuroscience, 2022
Fully-parallel Convolutional Neural Network Hardware
arXiv (Cornell University), 2020
FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review
IEEE Access, 2018
IEEE Journal of Solid-State Circuits, 2020
Design Space Exploration of FPGA-Based System With Multiple DNN Accelerators
IEEE Embedded Systems Letters
SHARP: An Adaptable, Energy-Efficient Accelerator for Recurrent Neural Networks
ACM Transactions on Embedded Computing Systems
APNAS: Accuracy-and-Performance-Aware Neural Architecture Search for Neural Hardware Accelerators
IEEE Access