Low power single bitline 6T SRAM cell with high read stability (original) (raw)
Related papers
Stable Local Bit-Line 6 T SRAM Architecture Design for Low-Voltage Operation and Access Enhancement
Electronics, 2021
Single ended 6T SRAM with isolated read-port for low-power embedded systems
Proceedings of the …, 2009
A single ended 6T SRAM cell design for ultra-low-voltage applications
IEICE Electronics Express, 2008
A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
IEEE Transactions on Emerging Topics in Computing, 2017
Design of a Stable Read-Decoupled 6T SRAM Cell at 16-Nm Technology Node
2015 IEEE International Conference on Computational Intelligence & Communication Technology, 2015
DESIGN OF LOW POWER SRAM CELL WITH IMPROVED STABILITY
Comparison and analysis of various low power SRAM cells
A Modified 8-Transistor SRAM Cell Design with High Stability and Low Power Applications
2014
2013
A Robust and Low Power 7T SRAM Cell Design
Ali Afzali-Kusha, Behzad Ebrahimi
A Novel Four-Transistor SRAM Cell with Low Dynamic Power Consumption
A New Low-Power 10T SRAM cell with Improved Read SNM
Ghasem Pasandi, Mohsen Jafari, Mohsen Imani
International Journal of Electronics, 2015
Design and Analysis of 6 T SRAM Cell with low Power Dissipation
2012
Energy optimization of 6T SRAM cell using low-voltage and high-performance inverter structures
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2019
Design and comparison of Single Bit SRAM Cell Under different Configurations
Javed Akhtar Ansari, Abdul Quaiyum Ansari
Design and Analysis of Two Low-Power SRAM Cell Structures
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Static and dynamic stability improvement strategies for 6T CMOS low-power SRAMs
Bartomeu Alorda, Gabriel Torrens
Design, Automation, and Test in Europe, 2010
Journal of Low Power Electronics, 2013
A Novel Low Power Design of SRAM cell and its Performance Analysis
2011
Study of power consumption in 7T SRAMS CELL For Future inhencement in CMOS
A 40-nm Sub-Threshold 5T SRAM Bit Cell With Improved Read and Write Stability
IEEE Transactions on Circuits and Systems II: Express Briefs, 2012
International Journal of Computer Applications, 2012
IJIRST - International Journal for Innovative Research in Science and Technology
Design and Analysis of 1-Bit SRAM
International Journal of Engineering Research and, 2020
A DESIGN OF 0.18µm SUBTHRESHOLD 7T NON VOLATILE SRAM BIT CELL
IJTRET-International Journal of Trendy Research in Engineering and Technology
International Journal Of Trendy Research In Engineering And Technology, 2018
Dynamic Power Reduction in a Novel CMOS 5T-SRAM for Low-Power SoC
2010
High Read Stability and Low Leakage Cache Memory Cell
2007 IEEE International Symposium on Circuits and Systems, 2007
Analytical modelling and design of 9T SRAM cell with leakage control technique
Analog Integrated Circuits and Signal Processing, 2019
A Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
International Journal of Engineering, Transactions B: Applications, 2016
Design of an 8-cell dual port SRAM in 0.18-um CMOS technology