Efficient Exploitation of Parallelism on Pentium ® III and Pentium® 4 Processor-Based Systems (original) (raw)

Implementing Streaming SIMD Extensions on the Pentium III Processor

S.K. raman

IEEE Micro, 2000

View PDFchevron_right

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

Dean Tullsen

ACM Transactions on …, 1997

View PDFchevron_right

Software Simultaneous Multi-Threading, a Technique to Exploit Task-Level Parallelism to Improve Instruction-and Data-Level Parallelism

Daniele Paolo Scarpazza

View PDFchevron_right

A Programming System for Xeon Phis with Runtime SIMD Parallelization

Bin Ren

View PDFchevron_right

Simultaneous multithreading: A platform for next-generation processors

Dean Tullsen

Micro, …, 1997

View PDFchevron_right

A survey of processors with explicit multithreading

Borut Robic, Jurij Šilc

ACM Computing Surveys, 2003

View PDFchevron_right

Simultaneous multithreading–blending thread-level and instruction-level parallelism in advanced microprocessors

Borut Robic

Proc. 5th Word Multiconf. on …, 2001

View PDFchevron_right

Multithreaded Processors

Borut Robic, Jurij Šilc

The Computer Journal, 2002

View PDFchevron_right

SOFTWARE EXPLOITS OF INSTRUCTION-LEVEL PARALLELISM FOR

PRAKASH MEENA

View PDFchevron_right

Achieving high levels of instruction-level parallelism with reduced hardware complexity

Scott Mahlke

1997

View PDFchevron_right

Extending multicore architectures to exploit hybrid parallelism in single-thread applications

Scott Mahlke

2007

View PDFchevron_right

Instruction level parallelism through microthreading—A scalable approach to chip multiprocessors

Dr. Eng. Nabil Hasasneh

The Computer Journal, 2006

View PDFchevron_right

Trimaran: An infrastructure for research in instruction-level parallelism

Scott Mahlke

2005

View PDFchevron_right

A Survey on Hardware and Software Support for Thread Level Parallelism

Roberto Giorgi

arXiv (Cornell University), 2016

View PDFchevron_right

Exploiting heterogeneous parallelism on a multithreaded multiprocessor

burton smith

International Conference on Supercomputing, 1992

View PDFchevron_right

Universal mechanisms for data-parallel architectures

Karthikeyan Sankaralingam

22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449), 2003

View PDFchevron_right

Scalable Instruction-Level Parallelism

Dr. Eng. Nabil Hasasneh

Lecture Notes in Computer Science, 2004

View PDFchevron_right

Franco-british N+ N meeting on Data-Parallel Languages and Compilers for Portable Parallel Computing

Jean-luc Dekeyser

1994

View PDFchevron_right

Application Acceleration with the Explicitly Parallel Operations System-the EPOS Processor

Deming Chen

2008

View PDFchevron_right

Guest editors' introduction: special issues on architecture-independent languages and software tools for parallel processing

Mehdi Jazayeri

IEEE Transactions on Software Engineering, 2000

View PDFchevron_right

Kestrel: Design of an 8-bit SIMD parallel processor

Kevin Karplus

1997

View PDFchevron_right

Preface: Commercial software for multicore systems

Hubertus Franke

IBM Journal of Research and Development, 2000

View PDFchevron_right

Multi- and Many-Cores, Architectural Overview for Programmers

Lasse Natvig

2017

View PDFchevron_right

Techniques and Tools for Parallelizing Software

Tom Mens, Hans Vandierendonck

IEEE Software, 2000

View PDFchevron_right

Multi-Core Architectures for parallel programs with a Survey of Performance Evaluation Methods

IJLRET Journal

View PDFchevron_right

Direct compilation of high level languages for Multi-media instruction-sets

Paul Cockshott

Department of Computer Science, University of …, 2000

View PDFchevron_right

A preliminary performance study of architectural support for multithreading

Daniel Ortiz-Arroyo

Proceedings of the Thirtieth Hawaii International Conference on System Sciences, 1997

View PDFchevron_right

A feasibility study of hierarchical multithreading

Muhammad Zahran

Proceedings 16th International Parallel and Distributed Processing Symposium, 2002

View PDFchevron_right