Static Energy Reduction Techniques for Microprocessor Caches (original) (raw)
Related papers
Energy optimization of multi-level processor cache architectures
Proceedings of the 1995 international symposium on Low power design - ISLPED '95, 1995
New techniques for low power caches
2005
Leakage energy reduction techniques in deep submicron cache memories: a comparative study
2006 IEEE International Symposium on Circuits and Systems, 2006
Reducing leakage in power-saving capable caches for embedded systems by using a filter cache
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, 2007
Drowsy Caches: Simple Techniques for Reducing Leakage Power
2002
Reducing Dynamic Energy of Variable Level Cache
International Journal of Computer and Electrical Engineering, 2013
Using dynamic cache management techniques to reduce energy in general purpose processors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
A Survey of Architectural Techniques For Improving Cache Power Efficiency
Exploring the limits of leakage power reduction in caches
ACM Transactions on Architecture and Code Optimization, 2005
On the limits of leakage power reduction in caches
2005
Reducing Leakage Power in Cache Peripheral Circuits of Embedded Processors
Applying the zeros switch-off technique to reduce static energy in data caches
2006
Low static-power frequent-value data caches
Proceedings Design, Automation and Test in Europe Conference and Exhibition
Adaptive techniques for leakage power management in L2 cache peripheral circuits
2008 IEEE International Conference on Computer Design, 2008
2000
A Survey of Emerging Architectural Techniques for Improving Cache Energy Consumption
Communications on Applied Electronics
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
2002
Design Space Exploration of Power Efficient Cache Design Techniques
Advances in Networks and …, 2011
Circuits and Systems, 2014
Leakage current reduction in data caches on embedded systems
2007
Cache Power Optimization Using Multiple Voltage Supplies to Exploit Read/Write Asymmetry
2017
A single-V/sub t/ low-leakage gated-ground cache for deep submicron
IEEE Journal of Solid-State Circuits, 2003
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011
Power efficient instruction caches for embedded systems
2005
Managing static leakage energy in microprocessor functional units
2002
Energy dissipation in general purpose microprocessors
IEEE Journal of Solid-state Circuits, 1996
2002
Dynamic filter cache for low power instruction memory hierarchy
Euromicro Symposium on Digital System Design, 2004. DSD 2004., 2004