Class-E GaAs HBT power amplifier with passive linearization scheme for mobile wireless communications (original) (raw)
Related papers
Electronics and Electrical Engineering, 2014
A new method to improve the battery life span of a 4G handset power amplifier (PA) is proposed. This technique is realized by employing a novel passive linearization topology on a class-E PA. Implemented in a 2 µm InGaP/GaAs Hetero-Junction Bipolar Transistor (HBT) technology, the PA delivers 49 % of power added efficiency (PAE) at output power of 28 dBm while complying with the Long Term Evolution (LTE) regulation at Band 1(1920 MHz-1980 MHz) with corresponding supply voltage headroom of 4 V. The performance enhancement is achieved at LTE channel bandwidth of 20 MHz. To the best of the author's knowledge, this is the first class-E PA which meets adjacent channel leakage ratio (ACLR) specifications at 20 MHz LTE bandwidth.
Design of a 2 GHz GaAs HBT-based Class-E power amplifier
This paper presents a design procedure for the GaAs HBT-based Class-E power amplifier for 2 GHz. An empirical approach, based on load-pull and source-pull sim- ulations has been used to find an optimal impedance point for high efficiency operation. The simulation results show that a single-stage single-ended Class-E PA can achieve PAE higher than 70 %, output power of 24 dBm and transducer power gain of 15 dB when driven from a standard 50 Ohm signal generator. Three different solutions for the imple- mentation of the load network are discussed, including both lumped and distributed components. designed and implemented in various technologies and in different frequency bands. In many papers it is shown how the circuit deviates from its nominal operation when dif- ferent kinds of non-ideal effects are taken into account. These effects include finite-inductance DC-feeding coil, finite Q-factor of the load network, non-zero fall time of the collector/drain current, variations in duty c...
A high-efficiency HBT-based class-E power amplifier for 2 GHz
2005
A Class-E power amplifier (PA) based on a GaAs heterojunction bipolar transistor (HBT) is presented. The single-ended single-stage PA delivers 24 dBm of output power at 2 GHz, achieves a peak power added efficiency (PAE) of 68% and exhibits an excellent transducer power gain higher than 16 dB. The PAE remains high over a wide output power range. The circuit
A 1GHZ CLASS E POWER AMPLIFIER FOR WIRELESS APPLICATIONS
In this paper, a class E power Amplifier (PA) suitable for wireless applications (Wi-Max, cellular phones, cordless phones etc,) is proposed by using the device of RF3931GaN HEMT (Gallium Nitrate High Electron Mobility Transistor).The proposed class E power Amplifier for achieving high output power and increasing gain up to 14.327dB and operates in the frequency range of 1GHz. The designed Power Added Efficiency (PAE) is 64% after optimization and the maximum source power achieved is 32dBw.
A High Efficiency 1.8W Power Amplifier for Wireless Communications
Elektronika ir Elektrotechnika, 2014
A power amplifier, implemented in 2µm InGaP/GaAs Heterojunction Bipolar Transistor (HBT) is presented. The size of the fabricated chip is 700 µm × 700 µm. With an integrated input matching network, the PA observes an input return loss (S11) of-22 dB. Biased at low quiescent current of 65 mA, it delivers a maximum output power of 1.8 W with 71 % efficiency at 1.85 GHz. The output return loss (S22) of the PA is-15.2 dB. The output matching network is designed to reduce the mismatch loss between the power amplifier and the antenna without compromising the output power and efficiency. The PA also exhibits a K-factor greater than 1 from DC up to 5 GHz, ensuring unconditional stability. The power gain of the PA is 14.9 dB. The measured results verify that the PA is capable to operate at high efficiency and to deliver high output power with a good output return loss.
IEEE Journal of Solid-State Circuits, 2007
This paper describes technologies of miniaturized high-power low-distortion GaAs HBT power amplifiers with a low-voltage operation for mobile terminals used in 5-6 GHz broadband wireless applications. In conjunction with diode-based linearizing techniques, wideband matching network techniques including trap circuits for second harmonics allow us to obtain a compact broadband power amplifier module with harmonic filtering, achieving the high linear output power at a low supply voltage together with the low distortion and the low second-harmonic spurious outputs in a wide frequency range. The fabricated power amplifier exhibited linear output power levels of 21 and 22 dBm at EVM values of 2.0 and 3.0%, respectively, measured with 54 Mb/s 64-QAM-OFDM signals at a supply voltage of 3.3 V in a frequency range of 5-6 GHz. Second harmonic spurious outputs below 35 dBc were also attained.
Investigation on technological aspects of class E RF power amplifiers for umts applications
This paper presents results of investigation on the effects of technology on the performance of the class E power amplifier circuit. A typical class E circuit has been designed and simulated, for a typical UMTS Tx frequency (1.95 GHz) and output power ( 27dBm). Three different technologies have been used (silicon BJT, CMOS and GaAs HBT) and several important parameters (output efficiency, power added efficiency, stress put on the device) have been monitored and put in table form for comparison. Care has been taken to adapt the design in such a way to provide a maximum performance with each technology, for a fair comparison. The results are then analyzed and different tradeoffs are discussed. Possibilities for the linearization of the amplifier are considered.
Class-E CMOS RF Power Amplifier Using Voltage-Booster for Mobile Communication System
Efficiency enhancement techniques in switched Class-E power amplifier PA is usually obtained at the expense of the supply voltage. In cascode topology the supply voltage is limited by the breakdown voltage of the common-gate (CG) transistor. So voltage boosting technique is used at the CG to allow Radio Frequency (RF) swing at the gate to boost the biasing voltage above the supply voltage (VDD). This enables us to design the PA such that the cascode transistor has the same maximum drain-gate voltage. Consequently, larger signal swing will occurred at the output before encountering the breakdown. By using this combination, the gate of the NMOS is boosted above VDD and the power consumption is reduced. Simulation results using 0.13 m μ CMOS technology demonstrate 25.8 dBm output power with 38.8% Drain Efficiency at 2.4 GHz.
Design and analysis of class AB RF power amplifier for wireless communication applications
2002
The Power Amplifier is the most power-consu!}ling. blpqk among the quil~ing blocks of RF transceivers. It is still a difficult problem to design power amplifiers, especially for linear, low voltage operation. Until now power amplifiers for wireless applications is being produced almost in GaAs processes with some exceptions in LDMOS, Si BJT, and SiGe HBT. The submicron CMOS processes for power amplifiers are under research focus since CMOS offers integration for power amplifier with rest of the transceivers blocks due to its high yield. Also CMOS process is cheap. This thesi.s report details the design process of a class AB power amplifier for GSM wireless applications using 0.35 μm CMOS process. The transmit frequency for GSM-1800 standard for handset applications is 1710 MHz 1785 MHz. The power amplifier has been designed to deliver 2 W of minimum output power into a 50 Q load. The circuit-was designed and simulations indicated a peak power added efficiency of 47 %.