Implementation of 2-bit Multiplier Circuit Using Pass Transistor Logic (original) (raw)
Related papers
An Improved Low Power, High Speed CMOS Adder Design for Multiplier
IJSTE - International Journal of Science Technology and Engineering
A High Speed and Low Power 8 Bit x 8 Bit Multiplier Design using Novel Two Transistor (2T) XOR Gates
Journal of Low Power Electronics, 2015
Design of Multiplier using Low Power CMOS Technology
A High Speed and Low Power 8 Bit × 8 Bit Multiplier Design Using Novel Two Transistor (2T) XOR Gates
Journal of Low Power Electronics
Area and Power Efficient 2 Bit Multiplier by Using Enhanced Half Adder
2020
Implementation of an 8-bit Low-power Multiplier based on Reversible Gate Technology
Design And Analysis Of 8-Bit Multiplier Using Body Biasing Techniqe
2012
Performance Analysis of a Low-Power High-Speed Hybrid Multiplier Circuit
Priyaadarsan sasikala, WARSE The World Academy of Research in Science and Engineering
International Journal of Advanced Trends in Computer Science and Engineering, 2020
DESIGN OF LOW POWER MULTIPLIER
LOW POWER MULTIPLIER DESIGN USING GATE DIFFUSION INPUT CMOS LOGIC
A DESIGN OF LOW POWER AND LOW AREA MULTIPLIER USING SHIFT AND ADD ARCHITECTURE
Comparative analysis of CMOS and GDI techniques for a 4 bit Multiplier
2019
Design of Area Optimized , Low Power , High Speed Multiplier Using Optimized PDP Full Adder
2013
Design & Implementation of 8x8 Multiplier Unit using MT-CMOS Technique
Review on Recent Advances in VLSI Multiplier
International journal of engineering research and technology, 2021
Low Power High Speed Multiplier Design based on MTCMOS Technique Amrita
2016
Design of Low-Power Multiplier Using UCSLA Technique
Advances in Intelligent Systems and Computing, 2014
Comparative Analysis of 4-bit Multipliers Using Low Power Adder Cells
ijera.com
Design and Development of 8-Bits Fast Multiplier for Low Power Applications
International Journal of Engineering and Technology, 2012
IJERT-Design and Implementation of 4-bit Array Multiplier for Low Power in 45nm CMOS Technology
International Journal of Engineering Research and Technology (IJERT), 2014
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Simulation of Low Power and Area Efficient 32 Bit Multiplier
Performance Analysis of Low Power Bypassing-Based Multiplier 1
Comparative Analysis of Low Power 4-bit Multipliers Using 120 nm CMOS Technology
2012
Design of high-speed multiplier by using carry select adder
Performance Analysis of Low Power Bypassing-Based Multiplier
IOSR journal of VLSI and Signal Processing, 2014
Annals of Emerging Technologies in Computing (AETiC), Mahya Zahedi
Annals of Emerging Technologies in Computing (AETiC), 2019
Hardware & Power efficient Multiplier
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Techniques
Design of energy-efficient multiplier based on 3:2 compressor
IAES International Journal of Robotics and Automation (IJRA), 2021
A Transistor Level Analysis for a 8-BIT Vedic Multiplier
International Journal of Electronics Signals and Systems, 2012
Low Power Area Efficient Multiplier Using Shannon Based Multiplexing Logic
International Journal of Embedded Systems and Applications, 2012