Improving critical path identification in functional timing analysis (original) (raw)
Related papers
Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012
Critical Path: A Tool for System-Level Timing Analysis
2007
Global Critical Path: A Tool for System-Level Timing Analysis
Girish Venkataramani, Tiberiu Chelcea
2007 44th ACM/IEEE Design Automation Conference, 2007
A path-based methodology for post-silicon timing validation
IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.
Fast and accurate timing characterization using functional information
2001
An improved path enumeration method considering different fall and rise gate delays
Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216)
Timing verification using statically sensitizable paths
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
STATISTICAL STATIC TIMING ANALYSIS OF CMOS CIRCUIT USING PATH BASED ANALYSIS Akshay Patil
ijetrm journal , 2020
ACM Transactions on Design Automation of Electronic Systems (TODAES), 2018
IEEE Transactions on Very Large Scale Integration Systems, 2017
Full chip false timing path identification: applications to the PowerPC/sup TM/ microprocessors
Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, 2001
An Efficient Computation of Statistically Critical Sequential Paths Under Retiming
2007 Asia and South Pacific Design Automation Conference, 2007
Future of Timing Analysis in VLSI Circuits
IAEME PUBLICATION, 2020
Full chip false timing path identification: applications to the PowerPCTM microprocessors
2001
Using VHDL Simulator to Estimate Logic Path Delays in Combinational and Embedded Sequential Circuits
EUROCON 2005 - The International Conference on "Computer as a Tool", 2005
Studies of Timing Structural Properties for Early Evaluation of Circuit Design
2001
A Path Oriented In Time optimization flow for mixed-static-dynamic CMOS logic
2008
Transistor-level estimation of worst-case delays in MOS VLSI circuits
Serge Gaiotti, Michel Dagenais
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 1992
Identification of critical primitive path delay faults without any path enumeration
2010 28th VLSI Test Symposium (VTS), 2010
A system to detect timing problems in digital circuits
2010
Voltage-Aware Static Timing Analysis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006
A framework for block-based timing sensitivity analysis
2008
False timing path identification using ATPG techniques and delay-based information
2002
Propagation of Last-Transition-Time Constraints in Gate Level Timing Analysis
2020
A fast and accurate approach for common path pessimism removal in static timing analysis
2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2016