On-chip MRAM as a high-bandwidth, low-latency replacement for DRAM physical memories (original) (raw)
Related papers
Embedded MRAM for high-speed computing
Luís Vitório Cargnini, Y. Guillemenet
Embedded memory hierarchy exploration based on magnetic RAM
2013 IEEE Faible Tension Faible Consommation, 2013
Design considerations for MRAM
Ibm Journal of Research and Development, 2006
A High-Speed 128-kb MRAM Core for Future Universal Memory Applications
IEEE Journal of Solid-State Circuits, 2004
A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, 2012
System Level Exploration of a STT-MRAM based Level 1 Data-Cache
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, 2015
Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing
ACM SIGARCH Computer Architecture News, 2010
Architecture of resistive RAM with write driver
Solid State Electronics Letters, 2020
Embedded systems to high performance computing using STT-MRAM
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 2017
Magnetic Random Access Memory (MRAM) Device Development
2000
High Performance SoC Design Using Magnetic Logic and Memory
2012
Microelectronic Engineering, 2019
Improving the Performance of STT-MRAM LLC Through Enhanced Cache Replacement Policy
Architecture of Computing Systems – ARCS 2018, 2018
Microarchitectural Exploration of STT-MRAM Last-level Cache Parameters for Energy-efficient Devices
ACM Transactions on Embedded Computing Systems
A 0.18 μm 4 Mbit toggling MRAM
2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866), 2004
2015
A novel SRAM — STT-MRAM hybrid cache implementation improving cache performance
2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2017
2009 Asia and South Pacific Design Automation Conference, 2009
SPIN TORQUE TRANSFER MRAM AS A UNIVERSAL MEMORY
Filling the Memory Access Gap: A Case for On-Chip Magnetic Storage (CMU-CS-99-174)
2018
Networked Power-Gated MRAMs for Memory-Based Computing
CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off
arXiv (Cornell University), 2020
An architecture-level cache simulation framework supporting advanced PMA STT-MRAM
Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15), 2015
A Three-Terminal Dual-Pillar STT-MRAM for High-Performance Robust Memory Applications
IEEE Transactions on Electron Devices, 2000
2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018
Sectored DRAM: An Energy-Efficient High-Throughput and Practical Fine-Grained DRAM Architecture
2022
Utilizing Radio-Frequency Interconnect for a Many-DIMM DRAM System
IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2012
Computing in Memory With Spin-Transfer Torque Magnetic RAM
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design challenges for prototypical and emerging memory concepts relying on resistance switching
2011 IEEE Custom Integrated Circuits Conference (CICC), 2011
Magnetoresistive Random Access Memory
Contemporary materials, 2017