Implementation of a Flexible LDPC Decoder (original) (raw)
Related papers
2016 Euromicro Conference on Digital System Design (DSD), 2016
Low-power VLSI decoder architectures for LDPC codes
Proceedings of the 2002 international symposium on Low power electronics and design - ISLPED '02, 2002
A Survey on Programmable LDPC Decoders
IEEE Access, 2016
Parallel algorithms and architectures for LDPC Decoding
2010
Tradeoff analysis and architecture design of high throughput irregular LDPC decoders
Circuits and Systems I Regular Papers Ieee Transactions on, 2006
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
A REDUCED-COMPLEXITY, SCALABLE IMPLEMENTATION OF LOW DENSITY PARITY CHECK (LDPC) DECODER
Hardware Implementation of LDPC Decoders
IEEE Transactions on Circuits and Systems I-regular Papers, 2009
A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders
IEEE Transactions on Circuits and Systems I: Regular Papers, 2010
Flexible LDPC Decoder Architectures
VLSI Design, 2012
A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding
IEEE Transactions on Communications, 2000
2006
Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Configurable LDPC Decoder Architectures for Regular and Irregular Codes
Journal of Signal Processing Systems, 2008
An Energy Efficient Layered Decoding Architecture for LDPC Decoder
Interconnection framework for high-throughput, flexible LDPC decoders
Proceedings of the Design Automation & Test in Europe Conference, 2006
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020
Parallel CN-VN processing for NB-LDPC decoders
2021 IEEE Workshop on Signal Processing Systems (SiPS), 2021
A Novel Architecture for Scalable, High Throughput, Multi-standard LDPC Decoder
2011 14th Euromicro Conference on Digital System Design, 2011
Area, throughput, and energy-efficiency trade-offs in the VLSI implementation of LDPC decoders
2011
A Layered Decoding Architecture for LDPC Decoder with Low Energy Consumption
International Journal of Electronics Signals and Systems, 2014