Test compression (original) (raw)
Test compression is a technique used to reduce the time and cost of testing integrated circuits. The first ICs were tested with test vectors created by hand. It proved very difficult to get good coverage of potential faults, so Design for testability (DFT) based on scan and automatic test pattern generation (ATPG) were developed to explicitly test each gate and path in a design. These techniques were very successful at creating high-quality vectors for manufacturing test, with excellent test coverage. However, as chips got bigger and more complex the ratio of logic to be tested per pin increased dramatically, and the volume of scan test data started causing a significant increase in test time, and required tester memory. This raised the cost of testing.
| Property | Value |
|---|---|
| dbo:abstract | Test compression is a technique used to reduce the time and cost of testing integrated circuits. The first ICs were tested with test vectors created by hand. It proved very difficult to get good coverage of potential faults, so Design for testability (DFT) based on scan and automatic test pattern generation (ATPG) were developed to explicitly test each gate and path in a design. These techniques were very successful at creating high-quality vectors for manufacturing test, with excellent test coverage. However, as chips got bigger and more complex the ratio of logic to be tested per pin increased dramatically, and the volume of scan test data started causing a significant increase in test time, and required tester memory. This raised the cost of testing. Test compression was developed to help address this problem. When an ATPG tool generates a test for a fault, or a set of faults, only a small percentage of scan cells need to take specific values. The rest of the scan chain is don't care, and are usually filled with random values. Loading and unloading these vectors is not a very efficient use of tester time. Test compression takes advantage of the small number of significant values to reduce test data and test time. In general, the idea is to modify the design to increase the number of internal scan chains, each of shorter length. These chains are then driven by an on-chip decompressor, usually designed to allow continuous flow decompression where the internal scan chains are loaded as the data is delivered to the decompressor. Many different decompression methods can be used. One common choice is a linear finite state machine, where the compressed stimuli are computed by solving linear equations corresponding to internal scan cells with specified positions in partially specified test patterns. Experimental results show that for industrial circuits with test vectors and responses with very low fill rates, ranging from 3% to 0.2%, the test compression based on this method often results in compression ratios of 30 to 500 times. With a large number of test chains, not all the outputs can be sent to the output pins. Therefore, a test response compactor is also required, which must be inserted between the internal scan chain outputs and the tester scan channel outputs. The compactor must be synchronized with the data decompressor, and must be capable of handling unknown (X) states. (Even if the input is fully specified by the decompressor, these can result from false and multi-cycle paths, for example.) Another design criteria for the test result compressor is that it should give good diagnostic capabilities, not just a yes/no answer. (en) |
| dbo:wikiPageExternalLink | http://www.c-eda.org/index.php%3Fmenuphp=menu_dss&mainpage=rajski-abs |
| dbo:wikiPageID | 22924230 (xsd:integer) |
| dbo:wikiPageLength | 3916 (xsd:nonNegativeInteger) |
| dbo:wikiPageRevisionID | 1099257148 (xsd:integer) |
| dbo:wikiPageWikiLink | dbr:Electronic_design_automation dbc:Electronic_design_automation dbr:Integrated_circuit dbr:Integrated_circuit_design dbr:Design_for_test dbc:Integrated_circuits dbc:Electronic_design dbc:Electronic_engineering dbr:Automatic_test_pattern_generation dbr:IEEE dbr:IEEE_Council_on_Electronic_Design_Automation dbr:Design_For_Test |
| dbp:wikiPageUsesTemplate | dbt:Reflist |
| dct:subject | dbc:Electronic_design_automation dbc:Integrated_circuits dbc:Electronic_design dbc:Electronic_engineering |
| gold:hypernym | dbr:Technique |
| rdf:type | dbo:TopicalConcept yago:Artifact100021939 yago:Circuit103033362 yago:ComputerCircuit103084420 yago:Device103183080 yago:ElectricalDevice103269401 yago:Instrumentality103575240 yago:IntegratedCircuit103577090 yago:Object100002684 yago:PhysicalEntity100001930 yago:WikicatIntegratedCircuits yago:Whole100003553 |
| rdfs:comment | Test compression is a technique used to reduce the time and cost of testing integrated circuits. The first ICs were tested with test vectors created by hand. It proved very difficult to get good coverage of potential faults, so Design for testability (DFT) based on scan and automatic test pattern generation (ATPG) were developed to explicitly test each gate and path in a design. These techniques were very successful at creating high-quality vectors for manufacturing test, with excellent test coverage. However, as chips got bigger and more complex the ratio of logic to be tested per pin increased dramatically, and the volume of scan test data started causing a significant increase in test time, and required tester memory. This raised the cost of testing. (en) |
| rdfs:label | Test compression (en) |
| owl:sameAs | freebase:Test compression yago-res:Test compression wikidata:Test compression https://global.dbpedia.org/id/4vHde |
| prov:wasDerivedFrom | wikipedia-en:Test_compression?oldid=1099257148&ns=0 |
| foaf:isPrimaryTopicOf | wikipedia-en:Test_compression |
| is dbo:wikiPageWikiLink of | dbr:Design_for_testing dbr:Scan_chain |
| is foaf:primaryTopic of | wikipedia-en:Test_compression |