| Is LLVM custom Register Allocation able to only spilling virtual register to memory Beginners regalloc |
   |
2 |
88 |
April 25, 2025 |
| GreedyRegAlloc unnecessary stack reloads Code Generation regalloc , arm64 , amdgpu |
 |
0 |
54 |
April 23, 2025 |
| How to verify correct regalloc for a kernel? AMDGPU regalloc |
   |
5 |
160 |
August 24, 2024 |
| Register Allocation and Calling Conventions Beginners regalloc |
 |
0 |
82 |
July 13, 2024 |
| Why is there spiillage in this program even after using register allocator? Code Generation regalloc , clang , llvm |
   |
3 |
61 |
July 9, 2024 |
| Allocating different live ranges to same physicals LLVM Project regalloc |
   |
3 |
152 |
April 26, 2024 |
| Rematerialized virtual register ran out of registers during register allocation RISCV regalloc |
 |
1 |
211 |
December 20, 2023 |
| On semantics of Reserved keyword for subregisters Code Generation regalloc |
 |
5 |
159 |
August 25, 2023 |
| "isolated" live interval segment with no defs in the predecessors: should the verifier have caught it? Code Generation regalloc , llvm |
  |
3 |
218 |
May 5, 2023 |
| Question about register spilling, rematerialization, and racy accesses Code Generation regalloc , llvm |
   |
3 |
589 |
February 10, 2023 |
| Pass to tie an output operand to a subregister of an input operand Common CodeGen Infrastructure regalloc |
  |
2 |
500 |
December 13, 2022 |
| [TableGen/RegAlloc] How to use a fixed register in an instruction? Code Generation regalloc , gpu , amdgpu |
|
5 |
743 |
August 16, 2022 |
| Are you using -mllvm -consider-local-interval-cost? IR & Optimizations regalloc |
 |
1 |
297 |
March 9, 2022 |