Enable several features in CPUID emulation by wcwang · Pull Request #381 · intel/haxm (original) (raw)
Navigation Menu
- GitHub Copilot Write better code with AI
- GitHub Advanced Security Find and fix vulnerabilities
- Actions Automate any workflow
- Codespaces Instant dev environments
- Issues Plan and track work
- Code Review Manage code changes
- Discussions Collaborate outside of code
- Code Search Find more, search less
Explore - Why GitHub
- All features
- Documentation
- GitHub Skills
- Blog
- By company size
- Topics
- Pricing
Provide feedback
We read every piece of feedback, and take your input very seriously.
Include my email address so I can be contacted
Saved searches
Use saved searches to filter your results more quickly
This repository was archived by the owner on Jan 28, 2023. It is now read-only.
Notifications You must be signed in to change notification settings
Additional navigation options
Merged
wcwang merged 3 commits intomasterfromcpuid-ext
May 24, 2021
Merged
Enable several features in CPUID emulation #381
wcwang merged 3 commits intomasterfromcpuid-ext
May 24, 2021
Conversation0 Commits3 Checks0 Files changed
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.Learn more about bidirectional Unicode characters
[ Show hidden characters]({{ revealButtonHref }})
Copy link
Contributor
Enables below features in CPUID emulation.
- F16C (16-bit floating-point conversion)
- AVX (Advanced Vector Extensions)
- ERMS (Enhanced REP MOVSB/STOSB)
wcwang added 3 commits
`[cpuid: Enable F16C in CPUID emulation](/intel/haxm/pull/381/commits/33cab5387cbae235cc4bf9e06b812117ac4ba489 "cpuid: Enable F16C in CPUID emulation
The CTS ARM64 version of CtsNNAPITestCases depends on F16C (16-bit floating-point conversion) feature. Enable F16C in guest CPUID emulation.
Signed-off-by: Wenchao Wang wenchao.wang@intel.com") `
[33cab53](/intel/haxm/pull/381/commits/33cab5387cbae235cc4bf9e06b812117ac4ba489)
The CTS ARM64 version of CtsNNAPITestCases depends on F16C (16-bit floating-point conversion) feature. Enable F16C in guest CPUID emulation.
Signed-off-by: Wenchao Wang wenchao.wang@intel.com
`[cpuid: Enable AVX in CPUID emulation](/intel/haxm/pull/381/commits/0a32bafa05e357005228a82f75a73148168a3093 "cpuid: Enable AVX in CPUID emulation
Enable AVX (Advanced Vector Extensions) in guest CPUID emulation.
Signed-off-by: Wenchao Wang wenchao.wang@intel.com") `
[0a32baf](/intel/haxm/pull/381/commits/0a32bafa05e357005228a82f75a73148168a3093)
Enable AVX (Advanced Vector Extensions) in guest CPUID emulation.
Signed-off-by: Wenchao Wang wenchao.wang@intel.com
`[cpuid: Enable ERMS in CPUID emulation](/intel/haxm/pull/381/commits/3281ce38a624f4335fbe2ce90ce0a5b5f5a7838b "cpuid: Enable ERMS in CPUID emulation
Some memcpy/memset benchmarks depends on ERMS (Enhanced REP MOVSB/STOSB) feature. Enable ERMS in guest CPUID emulation.
Signed-off-by: Wenchao Wang wenchao.wang@intel.com") `
[3281ce3](/intel/haxm/pull/381/commits/3281ce38a624f4335fbe2ce90ce0a5b5f5a7838b)
Some memcpy/memset benchmarks depends on ERMS (Enhanced REP MOVSB/STOSB) feature. Enable ERMS in guest CPUID emulation.
Signed-off-by: Wenchao Wang wenchao.wang@intel.com
CI:Build Fail
label
CI:Build Fail
label
Sign up for free to subscribe to this conversation on GitHub. Already have an account?Sign in.
Reviewers
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development
Successfully merging this pull request may close these issues.
2 participants
