Process variability reduction for gate doping and USJ (original) (raw)

Analytical and TCAD-supported Approach to Evaluate Intrinsic Process Variability in Nanoscale MOSFETs

Giuseppe Iannaccone

View PDFchevron_right

Impact of Parameter Variations on Circuits and Microarchitecture

Oğuz Ergin

IEEE Micro, 2006

View PDFchevron_right

Process-Variation Effect, Metal-Gate Work-Function Fluctuation, and Random-Dopant Fluctuation in Emerging CMOS Technologies

Hà Hung Hãn

IEEE Transactions on Electron Devices, 2010

View PDFchevron_right

Variability in nanometer CMOS: Impact, analysis, and minimization

saumil shah

Integration, 2008

View PDFchevron_right

Modeling Process Variability in Scaled CMOS Technology

Samar Saha

IEEE Design & Test of Computers, 2010

View PDFchevron_right

Variation in Transistor Performance and Leakage in Nanometer-Scale Technologies

SHARAD SAXENA

IEEE Transactions on Electron Devices, 2008

View PDFchevron_right

Measurements and Analysis of Process Variability in 90 nm CMOS

Liang-Teck Pang

IEEE Journal of Solid-State Circuits, 2000

View PDFchevron_right

Impact of Hot Carriers on nMOSFET Variability in 45- and 65-nm CMOS Technologies

Felice Crupi

IEEE Transactions on Electron Devices, 2000

View PDFchevron_right

Process-variation- and random-dopants-induced threshold voltage fluctuations in nanoscale CMOS and SOI devices

YiMing Li

Microelectronic Engineering, 2007

View PDFchevron_right

Process-Induced Diffusion Phenomena in Advanced CMOS Technologies

W. Lerch

Defect and Diffusion Forum, 2006

View PDFchevron_right

Rigorous Extraction of Process Variations for 65-nm

Sani Nassif

2009

View PDFchevron_right

IJERT-Empirical Model Based Variability Analysis of Terminal Currents of MOSFET of a 65nm SRAM Cell in Process-Voltage-Temperature (PVT) Space

IJERT Journal

International Journal of Engineering Research and Technology (IJERT), 2014

View PDFchevron_right

Measurements and analysis of process variability in 90nm CMOS

Liang-Teck Pang

2006

View PDFchevron_right

Temperature scaling for 35 nm gate length high-performance CMOS

D. Greenlaw

2004

View PDFchevron_right

Rigorous extraction of process variations for 65nm CMOS design

Frank Liu

2007

View PDFchevron_right

A simulation study on the impact of lithographic process variations on CMOS device performance

Andreas Erdmann

Proceedings of SPIE, 2008

View PDFchevron_right

Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness

savas savas

IEEE Transactions on Electron Devices, 2003

View PDFchevron_right

An approach based on sensitivity analysis for the evaluation of process variability in nanoscale MOSFETs

Giuseppe Iannaccone

IEEE Trans. Electron Devices, 2011

View PDFchevron_right

Variability-Aware Bulk-MOS Device Design

M. Anis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000

View PDFchevron_right

A simulation study on the impact of lithographic process variations on CMOS device performance

Andreas Erdmann

Optical Microlithography XXI, 2008

View PDFchevron_right

Process Variations and their Impact on Circuit Operation

MELVIN BREUER

1998

View PDFchevron_right

Consideration of Random Dopant Fluctuation Models for Accurate Prediction of Threshold Voltage Variation of Metal–Oxide–Semiconductor Field-Effect Transistors in 45 nm Technology and Beyond

Arifin Putra

Japanese Journal of Applied Physics, 2009

View PDFchevron_right

Characterization and Modeling of Transistor Variability in Advanced CMOS Technologies

A. Bajolet

IEEE Transactions on Electron Devices, 2000

View PDFchevron_right

A process-variation-resilient methodology of circuit design by using asymmetrical forward body bias in 28 nm FDSOI

Mariem Slimani

Microelectron. Reliab., 2016

View PDFchevron_right

Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing

Munkang Choi

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000

View PDFchevron_right

Models of Process Variations in Device and Interconnect

Duane S Boning

Design of High-Performance Microprocessor Circuits, 2000

View PDFchevron_right

Drain bias effects on statistical variability and reliability and related subthreshold variability in 20-nm bulk planar MOSFETs

S Roy

Solid-State Electronics, 2014

View PDFchevron_right

Design of Variation-Tolerant Circuits for Nanometer CMOS Technology: Circuits and Architecture Co-Design

Mohamed Abu-Rahma

2008

View PDFchevron_right

Foreword Special Issue on Characterization of Nano CMOS Variability by Simulation and Measurements

Jeewika Ranaweera

IEEE Transactions on Electron Devices, 2011

View PDFchevron_right

Measurement and Analysis of Variability in 45 nm Strained-Si CMOS Technology

Liang-Teck Pang

IEEE Journal of Solid-State Circuits, 2000

View PDFchevron_right