ESSA: An energy-Aware bit-Serial streaming deep convolutional neural network accelerator (original) (raw)
Related papers
An Energy-Efficient Accelerator Architecture with Serial Accumulation Dataflow for Deep CNNs
2020 18th IEEE International New Circuits and Systems Conference (NEWCAS), 2020
PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks
2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)
14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks
2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016
2018
Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators
IEEE Micro, 2017
EcoFlow: Efficient Convolutional Dataflows for Low-Power Neural Network Accelerators
2022
CARLA: A Convolution Accelerator With a Reconfigurable and Low-Energy Architecture
IEEE Transactions on Circuits and Systems I: Regular Papers
A review of CNN accelerators for embedded systems based on RISC-V
2022 IEEE International Conference on Omni-layer Intelligent Systems (COINS)
Lowering Dynamic Power of a Stream-based CNN Hardware Accelerator
2019 IEEE 21st International Workshop on Multimedia Signal Processing (MMSP), 2019
A streaming accelerator of Convolutional Neural Networks for resource-limited applications
IEICE Electronics Express, 2019
Towards Power Efficient DNN Accelerator Design on Reconfigurable Platform
Cornell University - arXiv, 2021
Heterogeneous Scheduling of Deep Neural Networks for Low-power Real-time Designs
ACM Journal on Emerging Technologies in Computing Systems, 2019
An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
2020 50th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)
In Search of the Performance- and Energy-Efficient CNN Accelerators
IEICE Transactions on Electronics
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks
IEEE Micro
CENNA: Cost-Effective Neural Network Accelerator
Electronics, 2020
Energy-Efficient Precision-Scaled CNN Implementation With Dynamic Partial Reconfiguration
IEEE Access
Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA
Journal of Low Power Electronics and Applications, 2019
ACM/IEEE International Symposium on Low Power Electronics and Design
TaxoNN: A Light-Weight Accelerator for Deep Neural Network Training
2020 IEEE International Symposium on Circuits and Systems (ISCAS), 2020
2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 2021
SHARP: An Adaptable, Energy-Efficient Accelerator for Recurrent Neural Networks
ACM Transactions on Embedded Computing Systems
Area and Energy Optimization for Bit-Serial Log-Quantized DNN Accelerator with Shared Accumulators
2018
A method to estimate the energy consumption of deep neural networks
2017 51st Asilomar Conference on Signals, Systems, and Computers, 2017
A Fast Method to Fine-Tune Neural Networks for the Least Energy Consumption on FPGAs
2021
An ASIC Accelerator for QNN with Variable Precision and Tunable Energy-Efficiency
ENOS: Energy-Aware Network Operator Search for Hybrid Digital and Compute-in-Memory DNN Accelerators
2021
Compute-in-Time for Deep Neural Network Accelerators: Challenges and Prospects
IEEE Access, 2018
EANN: Energy Adaptive Neural Networks
Electronics, 2020
A design methodology for energy aware neural networks
International Wireless Communications and Mobile Computing Conference (IWCMC), 2011