New High-Performance Full Adders Using an Alternative Logic Structure (original) (raw)
Related papers
Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications
International Journal of Electronics, 2019
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
An Improved Low Power, High Speed CMOS Adder Design for Multiplier
IJSTE - International Journal of Science Technology and Engineering
Novel 1-Bit Full-Adder Cell with ultra-low Delay, PDP and EDP
Implementation of Novel Ultra-Low Power and High-Speed 1-Bit Full Adder Cell
A novel high-performance CMOS 1-bit full-adder cell
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
Two New Low-Power and High-Performance Full Adders
Journal of Computers, 2009
Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
Performance analysis of low-power 1-bit CMOS full adder cells
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
Design and Performance Analysis of High Speed Low Power 1 bit Full Adder
2017
Performance Analysis of Low Power high Speed 1-Bit CMOS Full Adder Cell
2020
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
2013 Students Conference on Engineering and Systems (SCES), 2013
Low-Power High-Speed Double Gate 1-bit Full Adder Cell
International Journal of Electronics and Telecommunications, 2016
A High-Performance Full Adder Design with Low Area, Power and Delay
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
A New High Speed Full Adder Cell
A novel low-power 1-Bit CMOS full-adder cell based on multiplexer
CMOS Full-Adders for Energy-Efficient Arithmetic Applications
Modified Low-Power Hybrid 1-Bit Full Adder
2018
Design of Energy-Efficient Full Adders Using Hybrid-CMOS Logic Style
IJAET Jan-2012 ISSN, 1963
SN Applied Sciences, 2021
Survey on High Speed Low Power Full Adder Circuits
International Journal of Engineering Research & Technology
Analysis of Different CMOS Full Adder Circuits Based on Different Parameter for Low Voltage
International journal of engineering research and technology, 2018
PERFORMANCE ANALYSIS OF LOW POWER FULL ADDER CELLS USING 45NM CMOS TECHNOLOGY
International Journal of Microelectronics Engineering (IJME)
International Journal of Microelectronics Engineering (IJME), 2015