Twiddle factor memory switching activity analysis of radix-22 and equivalent FFT algorithms (original) (raw)
Related papers
Analysis of twiddle factor memory complexity of radix-2i pipelined FFTs
… Record of the Forty-Third Asilomar …, 2009
Implementation of High Throughput Radix-16 FFT Processor
Hardware-Efficient Twiddle Factor Generator for Mixed Radix-2/3/4/5 FFTs
2016 IEEE International Workshop on Signal Processing Systems (SiPS), 2016
Fast Performance Pipeline Re-Configurable FFT Processor Based on Radix-22 for Variable Length N
International Journal of Electrical and Electronic Engineering & Telecommunications, 2019
Design of Efficient Pipelined Radix-2 2 Single Path Delay Feedback FFT
FPGA implementation of a novel architecture for performance enhancement of Radix-2 FFT
ACM SIGARCH Computer Architecture News, 2012
FPGA implementation of Radix-2^2 pipelined FFT processor
On-Chip Implementation of High Speed and High resolution Pipeline Radix 2 FFT Algorithm
Microprocessors and Microsystems, 2018
2006 IEEE International Symposium on Circuits and Systems
Compact and high‐throughput parameterisable architectures for memory‐based FFT algorithms
IET Circuits, Devices & Systems, 2019
4k-point FFT algorithms based on optimized twiddle factor multiplication for FPGAs
2010 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), 2010
IJERT-Radix-2 Pipelined FFT Processor with Gauss Complex Multiplication Method and Vedic Multiplier
International Journal of Engineering Research and Technology (IJERT), 2015
Radix-2 Pipelined FFT Processor with Gauss Complex Multiplication Method and Vedic Multiplier
International Journal of Engineering Research and, 2015
Low-Power Twiddle Factor Unit for FFT Computation
Lecture Notes in Computer Science, 2007
Memory-Based FFT Architecture With Optimized Number of Multiplexers and Memory Usage
IEEE Transactions on Circuits and Systems II: Express Briefs
A Normal I/O Order Radix-2 FFT Architecture for High Speed Applications
International Journal of Scientific Research in Science and Technology IJSRST
FPGA Implementation for the Multiplexed and Pipelined Building Blocks of Higher Radix-2k FFT
2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS), 2020
FPGA realization of a Split Radix FFT processor
2007
Variable Length Floating Point FFT Processor Using Radix-2 2
2014
A Low-Complexity Shifting-Based Conflict-Free Memory-Addressing Architecture for Higher-Radix FFT
IEEE Access
Design of Low Power FFT Processors Using Multiplier Less Architecture
2015
Novel Architecture of Pipeline Radix 2 2 SDF FFT Based on Digit-Slicing Technique
Multiplierless unified architecture for mixed radix-2/3/4 FFTs
2017 25th European Signal Processing Conference (EUSIPCO), 2017
On the efficient computation of single-bit input word length pipelined FFTs
IEICE Electronics Express, 2011
VLSI configurable delay commutator for a pipeline split radix FFT architecture
IEEE Transactions on Signal Processing, 1999
Novel architecture of pipeline Radix 22 SDF FFT Based on digit-slicing technique
2012 10th IEEE International Conference on Semiconductor Electronics (ICSE), 2012
Hardware-efficient index mapping for mixed radix-2/3/4/5 FFTs
2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), 2016
Contention-free switch-based implementation of 1024-point Radix-2 Fourier Transform Engine
2007 25th International Conference on Computer Design, 2007