Statistical analysis of steady state leakage currents in nano-CMOS devices (original) (raw)

Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation

Kaushik Roy

2003

View PDFchevron_right

Statistical analysis of subthreshold leakage current for VLSI circuits

Ashish Srivastava

IEEE Transactions on Very Large Scale Integration Systems, 2004

View PDFchevron_right

Modeling and estimation of full-chip leakage current considering within-die correlation

Khaled Heloue

Proceedings, 2007

View PDFchevron_right

Leakage in Nanometer Scale CMOS Circuits

Priya Gupta

View PDFchevron_right

Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation

Khaled Heloue

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009

View PDFchevron_right

Analytical Modeling of Parametric Yield Considering Variations in Leakage Power and Performance of Nano-Scaled Integrated Circuits

Nima Mozaffari

2015

View PDFchevron_right

Leakage current analysis for stack based Nano CMOS Digital Circuits

FOREX Publication

IJEER, 2014

View PDFchevron_right

PVT variations aware low leakage INDEP approach for nanoscale CMOS circuits

Manisha Pattanaik

Microelectronics Reliability, 2014

View PDFchevron_right

Design metrics for gate oxide leakage characterisation in nano-CMOS transistors

Saraju P Mohanty

International Journal of Electronics, 2008

View PDFchevron_right

Statistical Variation Aware Leakage and Total Power Estimation of 16 nm VLSI Digital Circuits Based on Regression Models

Deepthi Reddy

2019

View PDFchevron_right

Statistical estimation of leakage current considering inter- and intra-die process variation

Ashish Srivastava

2003

View PDFchevron_right

Variation in Transistor Performance and Leakage in Nanometer-Scale Technologies

SHARAD SAXENA

IEEE Transactions on Electron Devices, 2008

View PDFchevron_right

Efficient CMOS subthreshold leakage analysis with improved stack based models in presence of parameter variations

Vineet Sahula

Electronics Letters, 2013

View PDFchevron_right

Leakage Power Characteristics of Dynamic Circuits in Nanometer CMOS Technologies

Volkan Kursun

IEEE Transactions on Circuits and Systems II: Express Briefs, 2000

View PDFchevron_right

Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling

Kaushik Roy

2003

View PDFchevron_right

Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits

Renato P. Ribas

Microelectronics Journal, 2010

View PDFchevron_right

Modelling and Optimization of Subthreshold Leakage Current in Low-Power, Silicon-Based, Complementary Metal Oxide Semiconductor (Cmos) Devices

Samuel Rotich

International Journal of Engineering Applied Sciences and Technology

View PDFchevron_right

Modeling open defects in nanometric scale CMOS

Salvatore Pontarelli

2010

View PDFchevron_right

Accurate Estimation of Joint Probability Density Function of Delay and Leakage for nano-CMOS Circuits

Nima Mozaffari

2020

View PDFchevron_right

Estimation of leakage power and delay in CMOS circuits using parametric variation

Arti Noor

Perspectives in Science, 2016

View PDFchevron_right

Modeling and reduction of gate leakage during behavioral synthesis of nanoCMOS circuits

Saraju P Mohanty

2006

View PDFchevron_right

Foreword Special Issue on Characterization of Nano CMOS Variability by Simulation and Measurements

Jeewika Ranaweera

IEEE Transactions on Electron Devices, 2011

View PDFchevron_right

Metrics to Quantify Steady and Transient Gate Leakage in Nanoscale Transistors: NMOS vs. PMOS Perspective

Saraju P Mohanty

20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007

View PDFchevron_right