Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation (original) (raw)

Accurate leakage current models for MOSFET nanoscale devices

International Journal of Electrical and Computer Engineering (IJECE)

International Journal of Electrical and Computer Engineering (IJECE), 2020

View PDFchevron_right

Design metrics for gate oxide leakage characterisation in nano-CMOS transistors

Saraju P Mohanty

International Journal of Electronics, 2008

View PDFchevron_right

Statistical analysis of steady state leakage currents in nano-CMOS devices

Jawar Singh, Saraju P Mohanty

Norchip 2007, 2007

View PDFchevron_right

Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling

Kaushik Roy

2003

View PDFchevron_right

Leakage in Nanometer Scale CMOS Circuits

Priya Gupta

View PDFchevron_right

Metrics to Quantify Steady and Transient Gate Leakage in Nanoscale Transistors: NMOS vs. PMOS Perspective

Saraju P Mohanty

20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007

View PDFchevron_right

Accurate subthreshold leakage model for nanoscale MOSFET transistor

Abdoul Rjoub

2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS), 2013

View PDFchevron_right

Leakage current analysis for stack based Nano CMOS Digital Circuits

FOREX Publication

IJEER, 2014

View PDFchevron_right

Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates

Saraju P Mohanty

2006 International Conference on Computer Design, 2006

View PDFchevron_right

Modeling gate leakage current in nMOS structures due to tunneling through an ultra-thin oxide

Francisco Leon

Solid-state Electronics, 1998

View PDFchevron_right

Gate leakage current partitioning in nanoscale double gate MOSFETs, using compact analytical model

Ghader Darbandy, Antonio Cerdeira

Solid-State Electronics, 2012

View PDFchevron_right

Leakage Power Characteristics of Dynamic Circuits in Nanometer CMOS Technologies

Volkan Kursun

IEEE Transactions on Circuits and Systems II: Express Briefs, 2000

View PDFchevron_right

Modelling and Optimization of Subthreshold Leakage Current in Low-Power, Silicon-Based, Complementary Metal Oxide Semiconductor (Cmos) Devices

Samuel Rotich

International Journal of Engineering Applied Sciences and Technology

View PDFchevron_right

Gate-Induced-Drain-Leakage Current in 45-nm CMOS Technology

LAIQIANG LUO

View PDFchevron_right

Gate leakage reduction for scaled devices using transistor stacking

Tamer Cakici

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003

View PDFchevron_right

An effective model for analysing tunneling gate leakage currents through ultrathin oxides and high-k gate stacks from Si inversion layers

Bogdan Govoreanu

Solid-State Electronics, 2004

View PDFchevron_right

Impact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs

Ashwani Rana

Semiconductor Physics Quantum Electronics and Optoelectronics, 2011

View PDFchevron_right

Computation of Gate-Induced-Drain-Leakage Current Due to Band-to-Band Tunneling for Ultrathin MOSFET

Arpan Deyasi

Lecture Notes in Networks and Systems, 2019

View PDFchevron_right

Leakage Power Analysis of 25-nm Double-Gate CMOS Devices and Circuits

Rajiv Joshi

IEEE Transactions on Electron Devices, 2005

View PDFchevron_right

Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits

Kaushik Roy

Proceedings of The IEEE, 2003

View PDFchevron_right

Gate oxide leakage current analysis and reduction for VLSI circuits

Dongwoo Lee

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004

View PDFchevron_right

Impact of Gate Leakage on Mixed Signal Design and Simulation of Nano-CMOS Circuits

Saraju P Mohanty

View PDFchevron_right

Statistical analysis of subthreshold leakage current for VLSI circuits

Ashish Srivastava

IEEE Transactions on Very Large Scale Integration Systems, 2004

View PDFchevron_right

Effective tunneling capacitance: a new metric to quantify transient gate leakage current

Saraju P Mohanty

2006 IEEE International Symposium on Circuits and Systems, 2006

View PDFchevron_right

The effects of impurity redistribution of the subthreshold leakage current in CMOS n-channel transistors

Kjell Jeppson

Solid-State Electronics, 1976

View PDFchevron_right

Analytical Modeling and Reduction of Direct Tunneling Current during Behavioral Synthesis of Nanometer CMOS Circuits

Valmiki Mukherjee, Saraju P Mohanty

2005

View PDFchevron_right

Variation in Transistor Performance and Leakage in Nanometer-Scale Technologies

SHARAD SAXENA

IEEE Transactions on Electron Devices, 2008

View PDFchevron_right