Power-aware register renaming (original) (raw)
Related papers
Energy Efficient Register Renaming
Lecture Notes in Computer Science, 2003
Energy Efficient Register Renaming 1
2003
Efficient Register Renaming and Recovery for High-Performance Processors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
The design space of register renaming techniques
IEEE Micro - MICRO, 2000
Microarchitectural Support for Speculative Register Renaming
2007
Power efficient register file update approach for embedded processors
2007
Register Renaming for x86 Superscalar Design
Power-aware compilation for register file energy reduction
International Journal of …, 2003
Bypass aware instruction scheduling for register file power reduction
2006
Two-Stage, Pipelined Register Renaming
2011
A power-aware hybrid RAM-CAM renaming mechanism for fast recovery
2009
Register renaming and dynamic speculation: an alternative approach
Proceedings of the 26th Annual International Symposium on Microarchitecture, 1993
Dynamic Register Renaming Through Virtual-Physical Registers
Journal of Instruction-level Parallelism, 2000
ESTIMA: An Architectural-Level Power Estimator for Multi-Ported Pipelined Register Files
… on Low Power Electronics and Design …, 2003
RENO - A Rename-Based Instruction Optimizer
2005
Energy-efficient register caching with compiler assistance
ACM Transactions on Architecture and Code Optimization, 2009
Register File Power Reduction Using Bypass Sensitive Compiler
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2008
Reducing datapath energy through the isolation of short-lived operands
2003
Towards a viable out-of-order soft core: Copy-free, checkpointed register renaming
2009
GREENER: A Tool for Improving Energy Efficiency of Register Files
ArXiv, 2017
Condence Based Out-of-Order Renaming for Speculatively Multithreaded Processors
Power-aware branch prediction techniques
Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04, 2004
Energy aware register file implementation through instruction predecode
Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003, 2003
Analysis of the influence of register file size on energyconsumption, code size, and execution time
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2001
Evaluating power-aware optimizations within GCC compiler
2000
Power Aware Encoding for the Instruction Address Buses Using Program Constructs
2007