Model-Driven Approach for Automatic Dynamic Partially Reconfigurable IP Customization (original) (raw)

Profile image of Sana CherifSana CherifProfile image of Gilberto Ochoa-RuizGilberto Ochoa-Ruiz

2012, 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum

A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile

Philippe Soulard

Design Automation for Embedded Systems, 2012

View PDFchevron_right

A Model based design flow for Dynamic Reconfigurable FPGAs

jean-luc Dekeyser

2009

View PDFchevron_right

From MARTE to dynamically reconfigurable FPGAs: Introduction of a control extension in a model based design flow

jean-luc Dekeyser

2009

View PDFchevron_right

MARTE based modeling approach for Partial Dynamic Reconfigurable FPGAs

jean-luc Dekeyser

2008 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, 2008

View PDFchevron_right

High level modeling of Partially Dynamically Reconfigurable FPGAs based on MDE and MARTE

Jean-luc Dekeyser

2008

View PDFchevron_right

High level modeling of dynamic reconfigurable FPGAs

Jean-luc Dekeyser

2009

View PDFchevron_right

IP-XACT and marte based approach for partially reconfigurable systems-on-chip

Gilberto Ochoa-Ruiz

2011

View PDFchevron_right

Model-driven physical-design automation for FPGAs: fast prototyping and legacy reuse

Loïc Lagadec

Software: Practice and Experience, 2013

View PDFchevron_right

Targeting reconfigurable FPGA based SoCs using the UML MARTE profile: from high abstraction levels to code generation

Jean-luc Dekeyser

International Journal of Embedded Systems, 2010

View PDFchevron_right

MARTE based design approach for targeting Reconfigurable Architectures

jean-luc Dekeyser

2009

View PDFchevron_right

Loading...

Loading Preview

Sorry, preview is currently unavailable. You can download the paper by clicking the button above.

Enabling partially reconfigurable IP cores parameterisation and integration using MARTE and IP-XACT

Sana Cherif, Gilberto Ochoa-Ruiz, Ouassila Labbani

2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP), 2012

View PDFchevron_right

Dynamic applications on reconfigurable systems: from UML model design to FPGAs implementation

Leonel Maia

View PDFchevron_right

High-level design flow and environment for FPGA-based dynamic partial reconfiguration

hassan rabah

International Journal of Electronics, 2017

View PDFchevron_right

An MDE Approach for Implementing Partial Dynamic Reconfiguration in FPGAs

Jean-luc Dekeyser

2007

View PDFchevron_right

MARTE based design flow for Partially Reconfigurable Systems-on-Chips

jean-luc Dekeyser

2009

View PDFchevron_right

Model-driven toolset for embedded reconfigurable cores: Flexible prototyping and software-like debugging

Loïc Lagadec

Science of Computer Programming, 2014

View PDFchevron_right

A Modeling Tool for Dynamically Reconfigurable Systems

Abdellatif Mtibaa

View PDFchevron_right

Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs

jay young

2006 International Conference on Field Programmable Logic and Applications, 2006

View PDFchevron_right

Dynamic and partial reconfiguration in FPGA SoCs: requirements tools and a case study

Ney L V Calazans

… and Applications for …, 2005

View PDFchevron_right

A Model-Based Approach for Executable Specifications on Reconfigurable Hardware

Tim Schattkowsky

2005

View PDFchevron_right

An MDE Approach for Rapid Prototyping and Implementation of Dynamic Reconfigurable Systems

El-bay Bourennane

ACM Transactions on Design Automation of Electronic Systems, 2015

View PDFchevron_right

Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis

Sana Cherif, jean-luc Dekeyser

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, 2010

View PDFchevron_right

Formulation-level design space exploration for partially reconfigurable FPGAs

Rohit Kumar

2011 International Conference on Field-Programmable Technology, 2011

View PDFchevron_right

Hardware Description LanguagesUMLProtocolsSystem on ChipEDASystem on a ChipUnified Modeling Language