Advances in LDMOS Compact Modeling for IC Design: The SP-HV Model and Its Capabilities (original) (raw)
Related papers
A Surface-Potential-Based High-Voltage Compact LDMOS Transistor Model
IEEE Transactions on Electron Devices, 2005
PSPHV: A Surface-Potential-Based Model for LDMOS Transistors
IEEE Transactions on Electron Devices, 2019
Langevelde, A Surface-Potential-Based HighVoltage Compact LDMOS Transistor Model
2005
A Physically-Based Compact Model for LDMOS Transistors
Simulation of Semiconductor Processes and Devices 1998, 1998
A New Improved Model for LDMOS Transistors under Different Gate and Drain Bias Conditions
TCAD Simulations of Statistical Process Variations for High-Voltage LDMOS Transistors
High Voltage MOSFET Compact Modeling
2011
Design of an LDMOS Transistor Based on the 1 µm CMOS Process for High/Low Power Applications
Engineering Proceedings, 2022
Compact Modeling of LDMOS Transistors for Extreme Environment Analog Circuit Design
IEEE Transactions on Electron Devices, 2000
Analysis and Design of a Low Voltage Si LDMOS Transistor
20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007
An Analytical model of the Bulk-DTMOS transistor
Analytical compact modeling and statistical variability study of LDMOS
Francis L Benistant, Hongtao Zhou
Microelectronics Reliability, 2014
Compact Modeling of Lateral Nonuniform Doping in High-Voltage MOSFETs
IEEE Transactions on Electron Devices, 2007
High-Voltage LDMOS Transistor With Split-Gate Structure for Improved Electrical Performance
IEEE Transactions on Electron Devices, 2013
High-voltage LDMOS transistors fully compatible with a deep-submicron 0.35μm CMOS process
Maria Beatriz Vieira Borges, Vitor Costa, Pedro Santos
Microelectronics Journal, 2007
Modeling and Simulation of LDMOS Device
Innovative Research Publications
A Physics-Based Analytical Compact Model for the Drift Region of the HV-MOSFET
Electron Devices, IEEE …
PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation
IEEE Transactions on Electron Devices, 2006
A three-dimensional, physically based compact model for IC VDMOS transistors
Microelectronics Journal, 1998
The safe operating volume as a general measure for the operating limits of LDMOS transistors
2013
A Physically-Based Analytical Model For Reduced Surface Field Laterally Double Diffused Mosfets
2017
Numerical analysis on the LDMOS with a double epi-layer and trench electrodes
Microelectronics Journal, 2001
Scalable general high voltage MOSFET model including quasi-saturation and self-heating effects
Solid-state Electronics, 2006
Two-dimensional model for double-gate LDMOSFET devices
Journal of Computational Electronics, 2019
Explanation of the Rugged LDMOS Behavior by Means of Numerical Analysis
IEEE Transactions on Electron Devices, 2009
Parameter Extraction for the PSPHV LDMOS Transistor Model
IEEE Journal of the Electron Devices Society, 2020