Automatic Design of Low-Power VLSI Circuits: Power efficient for Accurate and Approximate Multipliers (original) (raw)
Related papers
Literature Review on the Power Reduction Techniques and Adders for Approximate Computation
Significance-Driven Logic Compression for Energy-Efficient Multiplier Design
IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018
Methods for Power Minimization in Modern VLSI Circuits
2012
IJERT-Literature Review on the Power Reduction Techniques and Adders for Approximate Computation
International Journal of Engineering Research and Technology (IJERT), 2013
Low-Power Digital Signal Processing Using Approximate Adders
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013
Energy-efficient approximate multiplier design using bit significance-driven logic compression
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 2017
Methods for power minimisation in modern VLSI circuits
International Journal of Reasoning-based Intelligent Systems, 2012
Highly energy and performance efficient embedded computing through approximately correct arithmetic
Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems - CASES '08, 2008
Quality Improvement and Power Reduction in Digital Signal Processing Using Approximate Adders
LOW ENERGY COMPUTER ARCHITECTURE DESIGNS By Mervat
2019
Trading Accuracy for Power in a Multiplier Architecture
Journal of Low Power Electronics, 2011
Hybrid approximate multiplier architectures for improved power-accuracy trade-offs
2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2015
Optimization Techniques for Minimizing Energy Consumption in Approximate Circuits
2011
Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency
IEEE Access, 2019
Approximate Computing: An Emerging Paradigm For Energy-Efficient Design
Design of Optimizing Adders for Low Power Digital Signal Processing
Designing Energy-Efficient Approximate Multipliers
Journal of Low Power Electronics and Applications
IMPACT: IMPrecise adders for low-power approximate computing
IEEE/ACM International Symposium on Low Power Electronics and Design, 2011
A Reliable Low Power Multiplier Using Fixed Width Scalable Approximation
Architectures and Methodologies for Reducing Power in Multipliers: A Literature Survey
International Journal of Computer Applications, 2014
Algorithms and Architectures for Low Power IC Design
Practical Strategies for Power-Efficient Computing
2010
Design of Power and Energy Efficient Approximate Multiplier in XILINX
Design of Energy Efficient Approximate Multiplier
Power-Efficient Error Tolerance in Chip Multiprocessors
IEEE Micro, 2005
Design and Implementation of Energy Efficient Approximate Multiplier
2016
A Review of Approximate Adders for Energy-Efficient Digital Signal Processing
Reducing multiplier energy by data-driven voltage variation
2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), 2004
Energy-efficient approximate wallace-tree multiplier using significance-driven logic compression
2017 IEEE International Workshop on Signal Processing Systems (SiPS), 2017
Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques
Minimum Energy tracking for digital arithmetic and logical units
MACACO: Modeling and Analysis of Circuits for Approximate Computing
Evaluation of variable bit-width units in a RISC-V processor for approximate computing
Proceedings of the 16th ACM International Conference on Computing Frontiers, 2019
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
2003
A Comparative Analysis of Low Power and Area Efficient Digital Circuit Design