Design of Optimizing Adders for Low Power Digital Signal Processing (original) (raw)
Related papers
Low-Power Digital Signal Processing Using Approximate Adders
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013
Quality Improvement and Power Reduction in Digital Signal Processing Using Approximate Adders
IMPACT: IMPrecise adders for low-power approximate computing
IEEE/ACM International Symposium on Low Power Electronics and Design, 2011
Design Of Low Power Approximate Mirror Adder
Literature Review on the Power Reduction Techniques and Adders for Approximate Computation
A Review of Approximate Adders for Energy-Efficient Digital Signal Processing
IJERT-Literature Review on the Power Reduction Techniques and Adders for Approximate Computation
International Journal of Engineering Research and Technology (IJERT), 2013
An efficient floating point adder for low-power devices
Designing Efficient Imprecise Adders using Multi-bit Approximate Building Blocks
Energy Efficient Low Area Error Tolerant Adder with Higher Accuracy
Circuits, Systems, and Signal Processing, 2014
Low power n-bit adders and multiplier using lowest-number-of-transistor 1-bit adders
Canadian Conference on Electrical and Computer Engineering, 2005., 2005
Low-power adder design techniques for noise-tolerant applications
2011 IEEE Workshop on Signal Processing Systems (SiPS), 2011
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
2017 IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT)
Approximate single precision floating point adder for low power applications
DrAx: An Automatic Approach to Designing More Precise and Energy-Efficient Approximate Adders
A low power approach to floating point adder design
Proceedings International Conference on Computer Design VLSI in Computers and Processors
Design and Analysis of Low-Power 11- Transistor Full Adder
International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy, 2014
Low-voltage low-power CMOS full adder
Circuits, Devices and Systems, IEE …, 2001
Two New Low-Power and High-Performance Full Adders
Journal of Computers, 2009
Energy-efficient approximate multiplier design using bit significance-driven logic compression
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 2017
Modified Low-Power Hybrid 1-Bit Full Adder
2018
Design and Analysis of a Low Power Binary Counter-based Approximate Multiplier Architecture
International Journal of Innovative Technology and Exploring Engineering, 2019
Hi̇gh Speed Low Power Error Tolerant Adder for Image Compressi̇on
2015
Novel 1-Bit Full-Adder Cell with ultra-low Delay, PDP and EDP
Electronic System Design …, 2010
Design of Low-Power Full Adder for Sub-threshold Technology
Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design
2008 IEEE Computer Society Annual Symposium on VLSI, 2008
Design And Analysis Of Low Power High Performance Single Bit Full Adder
A STUDY ON VARIOUS STRUCTURES OF ADDERS AND TO SUGGEST A BEST CHOICE FOR LOW POWER APPLICATIONS