IJERT-An fpga based double precision floating point arithmetic unit using verilog (original) (raw)
Related papers
International Journal of Engineering Research and Technology (IJERT), 2014
A Fast Floating Point Double Precision Implementation on Fpga
FPGA based implementation of a double precision IEEE floating-point adder
2013 7th International Conference on Intelligent Systems and Control (ISCO), 2013
IJERT-Design and Simulation of Double Precision Floating-Point Adder
International Journal of Engineering Research and Technology (IJERT), 2015
High-Speed, Area-Efficient FPGA-Based Floating-Point Arithmetic Modules
… , 2007. NRSC 2007. …, 2007
IEEE, 2023
An Efficient Architecture for Double Precision Floating Point Adder with LOA
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
2012
Implementation of Optimized Floating Point Adder on FPGA
IJERT-Design of IEEE-754 Double Precision Floating Point Unit Using Verilog
International Journal of Engineering Research and Technology (IJERT), 2014
IJERT-Double Precision Floating Point Arithmetic Unit Implementation- A Review
International Journal of Engineering Research and Technology (IJERT), 2015
A Review on Floating Point Arithmetic Unit for Computing Requirement
IJSRD - International Journal for Scientific Research and Development
Implementation of Dual-Precision Floating Point Multiplier on FPGA
TJPRC, 2013
2014
Efficient Implementation of Pipelined Double Precision Floating Point Unit on FPGA
2013
Implementation of Custom Precision Floating Point Arithmetic on FPGAs
HCTL Open International Journal of Technology Innovations and Research (IJTIR)
FPGA Implementation Of Low Area Single Precision Floating Point Multiplier
IJSTE - International Journal of Science Technology and Engineering
Implementation of 32 Bit Binary Floating Point Adder Using IEEE 754 Single Precision Format
IJERT-Design of High Performance IEEE- 754 Single Precision (32 bit) Floating Point Adder Using VHDL
International Journal of Engineering Research and Technology (IJERT), 2013
Implementation of IEEE 32 Bit Single Precision Floating Point Addition and Subtraction
2015
An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier
2010 International Conference on Field Programmable Logic and Applications, 2010
IJERT-An Efficient Implementation of Floating Point Multiplier
International Journal of Engineering Research and Technology (IJERT), 2014
Design of Single Precision Floating Point Arithmetic Logic Unit
FPGA Implementation of Single Precision Floating Point Multiplier Using High Speed Compressors
International Journal of Scientific Research in Science and Technology IJSRST
An Efficient Implementation of Floating Point Multiplier
International Journal of Engineering Research and Technology (IJERT), 2013
2013
Synthesis of area Optimized 64 Bit Double Precision Floating Point Multiplier Using VHDL
International Journals for Researchers [ER Publication, WOAR Journals, IJEAS and IJEART]
Floating-Point Single-Precision Fused Multiplier-adder Unit on FPGA
Design of Double Precision Floating Point Multiplication Algorithm with Vector Support
Engineering Research Trends & Articles
International Journal of Microwave Engineering (JMICRO), 2016
J-GATE :IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE), 2014
Adder / Subtraction / Multiplier Complex Floating Point Number Implementation over FPGA