New approach to Design of Reversible BCD Adder (original) (raw)

A Low Quantum Cost Implementation of Reversible Binary-Coded-Decimal Adder

Prabir Saha

Periodica Polytechnica Electrical Engineering and Computer Science

View PDFchevron_right

A Novel Design and Simulation of 2 Digit BCD Adders Using Reversible Gates

Tauheed Khan

2012

View PDFchevron_right

A More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC

SHEFALI MAMATAJ

2014

View PDFchevron_right

Realization of BCD adder using ReversibleLogic

susan christina

International Journal of Computer Theory and Engineering, 2010

View PDFchevron_right

Design and optimization of reversible BCD adder/subtractor circuit for quantum and nanotechnology based systems

Abbas Bahrololoum

2008

View PDFchevron_right

Efficient approaches for designing reversible Binary Coded Decimal adders

Hafiz Babu

Microelectronics Journal, 2008

View PDFchevron_right

Efficient Design Of 4-Bit Binary Adder Using Reversible Logic Gates

IJESRT Journal

View PDFchevron_right

Design of a compact reversible binary coded decimal adder circuit

Hafiz Babu

Journal of Systems Architecture, 2006

View PDFchevron_right

Design of Digital Adder Using Reversible Logic

IJERA Journal

View PDFchevron_right

Vlsi Implementation of Optimized Reversible BCD Adder

Roshi Jain

Proceedings of the Conference on Advances in Communication and Control Systems-2013, 2013

View PDFchevron_right

Quantum Cost Optimization for Reversible Carry Skip BCD Adder

Md. Selim Al Mamun

International Journal of Science and Technology

View PDFchevron_right

BCD Adder and Multiplier Using Reversible Logic Design

TJPRC Publication

TJPRC, 2013

View PDFchevron_right

Quantum Cost Efficient Reversible BCD Adder for Nanotechnology Based Systems

Mohd Hafiz

2011

View PDFchevron_right

An Extended Review on Reversible Logic Gates and their Implementation

Md. Solaiman Mia

View PDFchevron_right

Optimized Carry Look-Ahead BCD Adder Using Reversible Logic

kanchan Tiwari

View PDFchevron_right

Design of High-speed low power Reversible Logic BCD Adder Using HNG gate

Rukmani Devi

2009

View PDFchevron_right

Frame of Reversible BCD Adder and Carry Skip BCD Adder and Optimization Using New Reversible Logic Gates for Quantum-Dot Cellular Automata

Dr. NEERAJ K U M A R MISRA

View PDFchevron_right

Low power Optimum Design of BCD Adder in Reversible Logic

Ganopati Roy, Selina Sharmin

View PDFchevron_right

A Review on Reversible Logic Gates and their Implementation

lavisha sahu

View PDFchevron_right

A LOW POWER ADDER USING REVERSIBLE LOGIC GATES

Editor IJRET

IJRET, 2012

View PDFchevron_right

Full Adder using Reversible Logic

IJRASET Publication

International Journal for Research in Applied Science and Engineering Technology IJRASET, 2020

View PDFchevron_right

A Novel 4×4 Universal Reversible Gate as a Cost Efficient Full Adder/Subtractor in Terms of Reversible and Quantum Metrics

Islamic University

International Journal of Modern Education and Computer Science, 2015

View PDFchevron_right

VHDL Implementation of 4-Bit Full Adder Using Reversible Logic Gates

IJSRD - International Journal for Scientific Research and Development

IJSRD, 2014

View PDFchevron_right

An Another Way for Designing of 4-Bit Carry Skip BCD Adder Using DKFG Reversible Logic gates

SHEFALI MAMATAJ

2015

View PDFchevron_right

Reversible Binary Coded Decimal Adders using Toffoli Gates

Poulose Jacob K.

Lecture Notes in Electrical Engineering, 2009

View PDFchevron_right

Design of Optimal Reversible Carry Look-Ahead Adder with Optimal Garbage and Quantum Cost

Lafifa Jamal

View PDFchevron_right

Modified Carry Look Ahead BCD Adder With CMOS and Reversible Logic Implementation

Hamid Arabnia

View PDFchevron_right

A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry

Mozammel Khan

Journal of Systems Architecture, 2008

View PDFchevron_right

Behavioral model of V and V+ gates to implement the reversible circuits using quantum gates

Abbas Bahrololoum

TENCON 2008 - 2008 IEEE Region 10 Conference, 2008

View PDFchevron_right

Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder

Hafiz Babu

18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, 2005

View PDFchevron_right

Efficient adder circuits based on a conservative reversible logic gate

JW BRUCE

Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002, 2002

View PDFchevron_right

Design of Hybrid Adder-Subtractor (HAS) using Reversible Logic Gates in QCA

Nilesh Patidar

View PDFchevron_right