Design of low-power low-area asynchronous iterative multiplier (original) (raw)
Related papers
The design of a low power asynchronous multiplier
2004
DESIGN OF LOW POWER MULTIPLIER
BZ-FAD: A Low-Power Low-Area Multiplier based on Shift-and-Add Architecture
Design and Development of 8-Bits Fast Multiplier for Low Power Applications
International Journal of Engineering and Technology, 2012
A DESIGN OF LOW POWER AND LOW AREA MULTIPLIER USING SHIFT AND ADD ARCHITECTURE
Low-Power 32bit x 32bit Multiplier Design with Pipelined Block-Wise Shutdown1
2008
Low-Power 32bit×32bit Multiplier Design with Pipelined Block-Wise Shutdown
Lecture Notes in Computer Science, 2005
Hardware & Power efficient Multiplier
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
Design and Simulation of Low Power and Area Efficient 32 Bit Multiplier
Low Power , Asynchronous Multiplier
2013
Dynamic operand transformation for low-power multiplier-accumulator design
2003
Design of Area Optimized , Low Power , High Speed Multiplier Using Optimized PDP Full Adder
2013
Razor Based Low-Power Multiplier with Variable Latency Design
International Journal of Science and Research (IJSR), 2016
[2008] Low power multipliers based on new hybrid full adders
An Efficient Multiplier Based on Shift and Add Architecture
Design of low power fixed-width multiplier with row bypassing
IEICE Electronics Express, 2012
Trade-offs in low power multiplier blocks using serial arithmetic
Proc. National Conf. …, 2005
Design of Low-Power Multiplier Using UCSLA Technique
Advances in Intelligent Systems and Computing, 2014
Architectures and Methodologies for Reducing Power in Multipliers: A Literature Survey
International Journal of Computer Applications, 2014
Performance Analysis of Low Power Bypassing-Based Multiplier
IOSR journal of VLSI and Signal Processing, 2014
A Simple High-Speed Multiplier Design
IEEE Transactions on Computers, 2000
A novel 32-bit scalable multiplier architecture
2003
Performance Analysis of Low Power Bypassing-Based Multiplier 1
An Efficient Implementation and Analysis of Low Power High Performance Multipliers
Design of Multiplier using Low Power CMOS Technology
Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL
VLSI Design, 2013
Implementation of an 8-bit Low-power Multiplier based on Reversible Gate Technology
A Reliable Low Power Multiplier Using Fixed Width Scalable Approximation
Review on Performance and Hardware Complexity of Multipliers
A Survey on Different Multiplier Architectures
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
Prominent Speed Low Power Compressor Based Multiplier for Proficient VLSI Architecture
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
International Journal of Scientific Research in Science, Engineering and Technology, 2020
Annals of Emerging Technologies in Computing (AETiC), Mahya Zahedi
Annals of Emerging Technologies in Computing (AETiC), 2019
Design of 16-bit Multiplier Using Efficient Recoding Techniques
International Journal of Hybrid Information Technology, 2015