An Efficient Switching Activity Reduction Technique for On-Chip Data Bus (original) (raw)
Related papers
A Technique to Reduce Transition Energy for Data-Bus in DSM Technology
Efficient Switching Activity Reduction Technique for Fault Tolerant Data Bus
Energy Efficient Encoding Technique for Data-Bus in DSM Technology
sha vlai, Indonesian Journal of Electrical Engineering and Computer Science
Indonesian Journal of Electrical Engineering and Computer Science, 2022
Low power encoding schemes for run-time on-chip bus
The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.
Energy-efficient encoding techniques for off-chip data buses
ACM Transactions on Embedded Computing Systems, 2009
Power efficient encoding techniques for off-chip data buses
Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems - CASES '03, 2003
AN OCTO CODING TECHNIQUE TO REDUCE ENERGY TRANSITION IN LOW POWER VLSI CIRCUITS
A Technique to Reduce Transition Energy for Fault Tolerant Data Bus in DSM Technology
Novel cross-transition elimination technique improving delay and power consumption for on-chip buses
Integrated Circuit and System …, 2009
Reduction of Transitions on Off-Chip Data Buses Using Adaptive Bus Encoding
2018
Temporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses
Journal of Low Power Electronics, 2006
Optimizing Data Encoding technique for Dynamic Power reduction in Network on Chip
A Novel Bus Encoding Technique for Low Power VLSI
Address Bus Encoding Techniques for System-Level Power Optimization
Design, Automation, and Test in Europe, 2008
Subword Switching Activity Minimization to Optimize Dynamic Power Consumption
IEEE Design & Test of Computers, 2000
Switching activity minimization by efficient instruction set architecture design
The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002., 2002
A Low Energy Deep Sub-Micron Bus Coding Technique
International Conference on Embedded Systems and Applications, 2004
International J. of Recent Trends in …, 2010
A bus encoding method for crosstalk and power reduction in RC coupled VLSI interconnects
On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding
VLSI Design, 2014
Coupling-driven signal encoding scheme for low-power interface design
IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140)
A New Bus Coding Technique to minimize crosstalk in VLSI Bus
2005
High Performance Data Bus Encoding Technique in DSM Technology
A hierarchical approach for power reduction in VLSI chips
Proceedings of the Sixth Great Lakes Symposium on VLSI, 1996
FV-MSB: A Scheme for Reducing Transition Activity on Data Buses
Lecture Notes in Computer Science, 2003
Proceedings Great Lakes Symposium on VLSI
A Hierarchal Approach for Power Reduction in VLSI Chips
1996
Review on Reducing the Power in Network-on-chip
Utilizing the effect of relative delay on energy dissipation in low-power on-chip buses
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
Low-power encodings for global communication in CMOS VLSI
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Resource-constrained low-power bus encoding with crosstalk delay elimination
2004
Methods for Power Minimization in Modern VLSI Circuits
2012