Solving Modern Mixed-Size Placement Instances (original) (raw)
Related papers
Optimality and Scalability Study of Existing Placement Algorithms
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004
Multi-level placement for large-scale mixed-size IC designs
Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC, 2003
ACM Transactions on Design Automation of Electronic Systems, 2005
Combinatorial techniques for mixed-size placement
2005
Optimizing routability in large-scale mixed-size placement
2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 2013
GPSAT: A SAT based Global Placement for Large Scale Mixed-size Designs
2018 International Conference on Intelligent Autonomous Systems (ICoIAS), 2018
Robust mixed size placement under tight white space constraints
ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005., 2005
A Sea-of-Gates Style FPGA Placement Algorithm
VLSI Design, 1996
COMPARISION OF HIERARCHIAL MIXED-SIZE PLACEMENT ALGORITHMS FOR VLSI PHYSICAL SYNTHESIS
SimPL: An Effective Placement Algorithm
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012
Optimization of an Integrated Circuit Placement Algorithm in a Parallel Environment
A New Paradigm for FPGA Placement Without Explicit Packing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019
FPGA placement using space-filling curves
ACM Transactions on Embedded Computing Systems, 2009
FPGA Placement using Space Filling Curves: Theory Meets Practice 1
Hierarchical whitespace allocation in top-down placement
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
Benchmarking for large-scale placement and beyond
2004
FPGA placement using space-filling curves: Theory meets practice
ACM Transactions on …, 2009
A performance-driven placement tool for analog integrated circuits
IEEE Journal of Solid-State Circuits, 1995
Partitioning-based Methods for VLSI Placement
2008
Exact and Approximate Solutions for the Gate Matrix Layout Problem
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
Constructive benchmarking for placement
Proceedings of the 14th ACM Great Lakes symposium on VLSI, 2004
Review Paper on Placement Algorithms
IJEER, 2016
Analytical Engines Are Unnecessary in Top-down Partitioning-Based Placement
1999
Pyramids: An efficient computational geometry-based approach for timing-driven placement
Cliff Chin Ngai Sze, Charles Alpert
2008 IEEE/ACM International Conference on Computer-Aided Design, 2008
Jarrod Roy: High-performance Placement and Routing at the Nanometer Scale
Layout-driven logic optimization
Proc. of …, 2000
VLSI module placement based on rectangle-packing by the sequence-pair
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 1996
A Parallel Circuit-Partitioned Algorithm for Timing-Driven Standard Cell Placement
Journal of Parallel and Distributed Computing, 1999
Solving hard instances of floorplacement
2006
RITUAL: a performance driven placement algorithm
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
2011
Improving min-cut placement for VLSI using analytical techniques
Ann Arbor, 2003
Population studies for the gate matrix layout problem
Pablo Moscato, Paulo Morelato Franca
2002