High Speed Implementation of Floating Point Multiplier for Low Power Design Applications (original) (raw)
Related papers
Design and Implementation of low power Floating Point Multiplier
An Efficient Implementation of Floating Point Multiplier
IJERT-An Efficient Implementation of Floating Point Multiplier
International Journal of Engineering Research and Technology (IJERT), 2014
FPGA Implementation Of Low Area Single Precision Floating Point Multiplier
IJSTE - International Journal of Science Technology and Engineering
Design of High Speed, Low Power and Area Efficient 32-Bit Floating Point Multiplier
International Journal of Advance Engineering and Research Development, 2017
FPGA Implementation of Single Precision Floating Point Multiplier Using High Speed Compressors
International Journal of Scientific Research in Science and Technology IJSRST
Implementation of Dual-Precision Floating Point Multiplier on FPGA
TJPRC, 2013
HELIX, 2020
FPGA IMPLEMENTATION ON REVERSIBLE FLOATING POINT MULTIPLIER
Design of Floating Point For High Speed Multiplier
High-Speed, Area-Efficient FPGA-Based Floating-Point Arithmetic Modules
… , 2007. NRSC 2007. …, 2007
ANALYSIS, VERIFICATION AND FPGA IMPLEMENTATION OF LOW POWER MULTIPLIER
IJRET, 2013
Efficient Floating Point Multiplier Implementation via Carry Save Multiplier
Middle East Journal of Scientific Research
Synthesis of area Optimized 64 Bit Double Precision Floating Point Multiplier Using VHDL
International Journals for Researchers [ER Publication, WOAR Journals, IJEAS and IJEART]
J-GATE :IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE), 2014
Microelectronics Journal, 2013
Design of Single Precision Floating Point Multiplication Algorithm with Vector Support
International Journal of Scientific Research in Science, Engineering and Technology IJSRSET
FPGA Implementation of Complex Floating Point Vedic Multiplier with Minimum Path Delay
2021
Comparative Review of Floating-Point Multiplier Systems
International Journal of Hybrid Information Technology
Design of High Speed Ieee-754 Single-Precision Floating Point Multiplier
Design and implementation of floating point multiplier based on Vedic Multiplication Technique
2012 International Conference on Communication, Information & Computing Technology (ICCICT), 2012
Design of Double Precision Floating Point Multiplication Algorithm with Vector Support
Engineering Research Trends & Articles
International Journal of Microwave Engineering (JMICRO), 2016
A Fast Floating Point Double Precision Implementation on Fpga
New Low Energy/Power Parallel Decimal Multiplier on FPGA and ASIC
Design of High Performance Parallel Multiplication using FPGA
An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier
2010 International Conference on Field Programmable Logic and Applications, 2010
Performance and Power Comparison of Generic Multipliers Implementation in Fpga
2017
A Review on Floating Point Arithmetic Unit for Computing Requirement
IJSRD - International Journal for Scientific Research and Development
Performance analysis of double digit decimal multiplier on various FPGA logic families
2009 5th Southern Conference on Programmable Logic (SPL), 2009
Multipliers for floating-point double precision and beyond on FPGAs
ACM SIGARCH Computer …, 2011
DESIGN AND IMPLEMENTATION OF 32-BIT VEDIC MULTIPLIER ON FPGA
Design and Implementation of 8X8 Truncated Multiplier on FPGA
2013
2013