Circuito WTA en Modo de Corriente y Baja Complejidad, Basado en Inversores (original) (raw)
Related papers
A Low-Complexity current-mode WTA circuit based on CMOS Quasi-FG Inverters
Computación y …, 2011
Low Complexity Winner-Take-All Circuit Based on FG-Inverter
Circuito WTA en modo de corriente y baja complejidad, basado en inversores Quasi-FG en CMOS
Computación y …, 2011
A Novel High Precision Low Power Current Mode Cmos Winner-Take-All Circuit
Winner-Take-All and Loser-Take-All Circuits: Architectures, Applications and Analytical Comparison
Chips
Design of complementary low-power CMOS architectures for looser-take-all and winner-take-all
2003
CMOS current/voltage mode winner-take-all circuit with spatial filtering
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 2001
Neural Networks, 1999
A high speed and high resolution VLSI Winner-take-all circuit for neural networks and fuzzy systems
2009
Power optimization in current mode circuits
18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Design and Analysis of CMOS Cells using Adiabatic Logic
WARSE The World Academy of Research in Science and Engineering
IEEE Transactions on Circuits and Systems II: Express Briefs, 2005
A Low Voltage and Low Power Current-Mode Analog Computational Circuit
Circuits, Systems, and Signal Processing, 2012
Design of Voltage-Mode and Current-Mode Computational Circuits Using Floating-Gate MOS Transistors
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2004
Performance analysis of single-electron winner-take-all network circuits
Design of an area-efficient CMOS multiple-valued current comparator circuit
IEE Proceedings - Circuits, Devices and Systems, 2005
Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016
Low power current-mode binary-tree asynchronous Min/Max circuit
Microelectronics Journal, 2010
Microelectronics …, 2009
Implementations of artificial neural networks using current-mode pulse width modulation technique
IEEE Transactions on Neural Networks, 1997
Dense CMOS implementation of a binary-programmable cellular neural network
International Journal of Circuit Theory and Applications, 2006
Structural computer-aided design of current-mode CMOS logic circuits
[1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic, 1988
Extending the functionality of a flexible current-mode CMOS circuit
Electronics Letters, 1995
2011
A novel high-performance CMOS 1-bit full-adder cell
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000