Band-to-Band Tunneling Based Ultra-Energy-Efficient Silicon Neuron (original) (raw)
Related papers
Ultra-Low Power Silicon Neuron Circuit for Extreme-Edge Neuromorphic Intelligence
2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2019
Electrical Tunability of Partially Depleted Silicon on Insulator (PD-SOI) Neuron
Solid-State Electronics, 2019
A compact aVLSI conductance-based silicon neuron
2015 IEEE Biomedical Circuits and Systems Conference (BioCAS), 2015
Neuromorphic Silicon Neuron Circuits
Frontiers in Neuroscience, 2011
Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
IEEE Transactions on Circuits and Systems I: Regular Papers, 2021
Schottky Barrier MOSFET Enabled Ultra-Low Power Real-Time Neuron for Neuromorphic Computing
2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)
Compact silicon neuron circuit with spiking and bursting behaviour
Neural Networks, 2008
An ultra-compact leaky-integrate-and-fire model for building spiking neural networks
Scientific Reports, 2019
2011 IEEE Custom Integrated Circuits Conference (CICC), 2011
Neuromorphic device based on silicon nanosheets
Nature Communications, 2022
A Low Power Trainable Neuromorphic Integrated Circuit That Is Tolerant to Device Mismatch
IEEE Transactions on Circuits and Systems I-regular Papers, 2016
Low-Power Silicon Neurons, Axons and Synapses
Silicon Implementation of Pulse Coded Neural Networks, 1994
Energy efficient fJ/spike LTS e-Neuron using 55-nm node
Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design, 2019
Analog integrated circuits and signal processing, 2000
Sub-0.3V CMOS neuromorphic technology and its potential application
2021
Compact and Energy Efficient Neuron With Tunable Spiking Frequency in 22-nm FDSOI
2021
Cornell University - arXiv, 2019
A Solid-State Neuron for Spiking Neural Network Implementation
Engineering Letters, 2008
Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology
GADAMSETTY MURALIDHAR GADAMSETTY MURALIDHAR
A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm
2011 IEEE Custom Integrated Circuits Conference (CICC), 2011
A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology
Frontiers in neuroscience, 2017
Sensors, 2021
Energy-Efficient Neuron, Synapse and STDP Integrated Circuits
IEEE Transactions on Biomedical Circuits and Systems, 2000
Nature Communications
Bursting and excitability in neuromorphic resonant tunneling diodes
2021 Conference on Lasers and Electro-Optics Europe & European Quantum Electronics Conference (CLEO/Europe-EQEC), 2021
Digital LIF Neuron for CTT-Based Neuromorphic Systems
Proceedings of the Great Lakes Symposium on VLSI 2023
Efficient STDP Micro-Architecture for Silicon Spiking Neural Networks
2014 17th Euromicro Conference on Digital System Design, 2014
IEEE Transactions on Neural Networks, 2006
Leaky Integrate and Fire Neuron by Charge-Discharge Dynamics in Floating-Body MOSFET
Scientific reports, 2017
ArXiv, 2018