Selective Match-Line Energizer Content Addressable Memory(SMLE -CAM) (original) (raw)
Related papers
Match-Line Division and Control to Reduce Power Dissipation in Content Addressable Memory
IEEE Transactions on Consumer Electronics, 2018
Precharge-Free, Low-Power Content-Addressable Memory
Content-addressable memory (CAM) circuits and architectures: A tutorial and survey
Solid-State Circuits, IEEE …, 2006
Content Addressable Memory with Efficient Power Consumption and Throughput
Journal of Circuits, Systems and Computers, 2016
IJERT-Design of High Speed Low Power Content Addressable Memory
International Journal of Engineering Research and Technology (IJERT), 2013
A current-saving match-line sensing scheme for content-addressable memories
2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC., 2003
2018
LOW POWER CONTENT ADDRESSABLE MEMORY WITH PRE- COMPARISON SCEHEME AND DUAL-VDD TECHMIQUE
Review on Performance Analysis of Content Addressable Memory Search Mechanisms
Design and Analysis of Content Addressable Memory
AN ANALYSIS OF ALGORITHM AND ARCHITECTURE FOR LOW-POWER CONTENT ADDRESSABLE MEMORY
Design of Low Power NAND-NOR Content Addressable Memory (CAM) Using SRAM
2013
Multi-Vdd Design for Content Addressable Memories (CAM): A Power-Delay Optimization Analysis
Journal of Low Power Electronics and Applications
Mismatch-dependent power allocation technique for match-line sensing in content-addressable memories
2007
IEEE Journal of Solid-State Circuits, 2003
Low Power Pre-Comparison Scheme for NOR-Type 10T Content Addressable Memory
APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems, 2006
A Survey on Various Types of Content Address Memory
Journal of emerging technologies and innovative research, 2018
A 256�128 Energy-Efficient TCAM with Novel Low Power Schemes
2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2007
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
“Green” micro-architecture and circuit co-design for ternary content addressable memory
2008 IEEE International Symposium on Circuits and Systems, 2008
Optimize Parity Encoding for Power Reduction in Content Addressable Memory
A low-power Content-Addressable Memory based on clustered-sparse networks
2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, 2013
A hybrid adiabatic content addressable memory for ultra low-power applications
2003
Content_Addressable_Memory_with_Efficien.pdf
Low Power High Speed Ternary Content Addressable Memory
International Journal of Recent Technology and Engineering
Dual bit control low-power dynamic content addressable memory design for IoT applications
TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES, 2019
Efficient Localization Scheme for a Low Power Content Addressable Memory Based on Xnor Cell
2014
IEEE Journal of Solid-State Circuits, 2014
IEEE Transactions on Circuits and Systems I-regular Papers, 2016
Andreas Burg, Davide Rossi, Adam Teman
2015
A 0.3V VDDmin 4+2T SRAM for searching and in-memory computing using 55nm DDC technology
2017 Symposium on VLSI Circuits