Optimized address assignment for DSPs with SIMD memory accesses (original) (raw)

Profile image of P. MarwedelP. Marwedel

2001, Proceedings of the 2001 conference on Asia South Pacific design automation - ASP-DAC '01

Algorithms for address assignment in DSP code generation

Peter Marwedel

1997

View PDFchevron_right

Instruction set design and optimizations for address computation in dsp processors

Guido Araujo

1996

View PDFchevron_right

Array index allocation under register constraints in DSP programs

Peter Marwedel

Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013), 1999

View PDFchevron_right

Instruction set design and optimizations for address computation in DSP architectures

A. Sudarsanam

Proceedings of 9th International Symposium on Systems Synthesis, 1996

... Department of Electrical Engineering Princeton University, Princeton, New Jersey 08544, USA { guido,ashok,sharad}@ee.princeton.edu Abstract In this paper we investigate the problem of code gen-eration for address computation for DSP processors. ...

View PDFchevron_right

An ILP solution to address code generation for embedded applications on digital signal processors

J. Ramanujam

ACM Transactions on Design Automation of Electronic Systems, 2012

View PDFchevron_right

Memory Allocation and Code Optimization Methods for DSPs with Indexed Auto-Modification

Akinori Nishihara

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2005

View PDFchevron_right

On Heuristic Solutions to the Simple Offset Assignment Problem in Address-Code Optimization

Hesham Shokry

ACM Transactions on Embedded Computer Systems, 2012

View PDFchevron_right

Evaluating address register assignment and offset assignment algorithms

Johnny Huynh

ACM Transactions on Embedded Computing Systems, 2011

View PDFchevron_right

Address register-oriented optimizations for embedded processors

J. Ramanujam

2001

View PDFchevron_right

Code Optimization Techniques for Embedded DSP Microprocessors

Kurt Keutzer

32nd Design Automation Conference, 1995

View PDFchevron_right

Loading...

Loading Preview

Sorry, preview is currently unavailable. You can download the paper by clicking the button above.

Reducing code size through address register assignment

J. Ramanujam

ACM Transactions on Embedded Computing Systems, 2006

View PDFchevron_right

Address Register-Oriented Optimizations

J. Ramanujam

View PDFchevron_right

Storage Assignment to Decrease Code Size

Stan Liao

1995

View PDFchevron_right

An Effective Heuristic for Simple Offset Assignment with Variable Coalescing

J. Ramanujam

Lecture Notes in Computer Science, 2007

View PDFchevron_right

Instruction Assignment for Clustered VLIW DSP Compilers: A New Approach

Giuseppe Desoli

1998

View PDFchevron_right

Optimized array index computation in DSP programs

Peter Marwedel

1998

View PDFchevron_right

Address register allocation for arrays in loops of embedded programs

geraldine araujo

Microelectronics Journal, 2003

View PDFchevron_right

Evaluation of Offset Assignment Heuristics

J. Amaral

Lecture Notes in Computer Science, 2007

View PDFchevron_right

Memory Offset Assignment for DSPs

J. Ramanujam

Lecture Notes in Computer Science

View PDFchevron_right

Improving Offset Assignment on Embedded Processors Using Transformations

J. Ramanujam

Lecture Notes in Computer Science, 2000

View PDFchevron_right

Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures

Stan Liao

1997

View PDFchevron_right

Optimizing data permutations for SIMD devices

Peng Wu

2006

View PDFchevron_right

Compact and efficient code generation through program restructuring on limited memory embedded DSPs

J. Ramanujam

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001

View PDFchevron_right

A practical approach to DSP code optimization using compiler/architecture

#HumanName:0x007fac34004348 Wolf, Egidijus Kazanavicius

2002

View PDFchevron_right

Hybrid Evolutionary Algorithm Based Solution for Register Allocation for Embedded Systems

Anjali Mahajan

Journal of Computers, 2008

View PDFchevron_right

Mapping Reference Code to Irregular DSPS Within the Retargetable, Optimizing Compiler Cogen(T)

Gary Grewal

International Journal of Computational Intelligence and Applications, 2003

View PDFchevron_right

Graph Coloring vs. Optimal Register Allocation for Optimizing Compilers

Ulrich Hirnschrott

Lecture Notes in Computer Science, 2003

View PDFchevron_right

Using register-transfer paths in code generation for heterogeneous memory-register architectures

Guido Araujo

1996

View PDFchevron_right

Address calculation for retargetable compilation and exploration of instruction-set architectures

Ahmed Amin

Proceedings of the 33rd annual conference on Design …

View PDFchevron_right

Computer ScienceIntellectual PropertyGenetic AlgorithmsDigital Signal ProcessingQuality ImprovementGenetic AlgorithmDigital Signal ProcessorsArchitecture and MemoryAssemblyHardwareCode GenerationSystem on a ChipDigital Signal ProcessorRegistersSIMDCoresInstruction SetsDirect Memory AccessDSPsSingle Instruction Multiple Data...