PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool (original) (raw)
Related papers
Efficient and flexible simulation of phase locked loops, part I: Simulator design
2008 American Control Conference, 2008
Automatic Measurements of the Performance Parameters of Practical Phase-Locked Loops
A bang-bang PLL employing dynamic gain control for low jitter and fast lock times
Analog Integrated Circuits and Signal Processing, 2006
Analysis and Modeling of the Phase Detector Hysteresis in Bang-Bang PLLs
IEEE Transactions on Circuits and Systems I: Regular Papers, 2015
A Novel Non-Linear Transient Analysis for Phase-Locked Loop Design
International Journals for Researchers [ER Publication, WOAR Journals, IJEAS and IJEART]
A low-complexity locking-accelerated digital PLL with multi-output bang-bang phase detector
Microelectronics Journal, 2017
Analysis of parameter-independent PLLs with bang-bang phase-detectors
1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196), 1998
Behavioral Modeling of Fast-Locking Digital PLL Using Multiple Charge Pumps
2007
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
International Journal of Microelectronics Engineering (IJME)
Design and Analysis of Phase Locked Loop
2015
Speeding-up Phase-Locked Loops based on Adaptive Loop Bandwidth
Discrete-time, cyclostationary phase-locked loop model for jitter analysis
2009 IEEE Custom Integrated Circuits Conference, 2009
A Phase-Locked Loop reference spur modelling using Simulink
2010 International Conference on Electronic Devices, Systems and Applications, 2010
A Novel Flash Fast-Locking Digital PLL: VHDL-AMS and Matlab/Simulink Modeling and Simulations
2011 Eighth International Conference on Information Technology: New Generations, 2011
A new approach for computation of timing jitter in phase locked loops
Mark M Gourary, kiran kumar gullapalli
2000
A New Approach for Locking PLL Using AMS Simulation
Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops
Modelling and behavioural simulation of a high-speed phase-locked loop for frequency synthesis
IET Signal Processing, 2012
A combinational approach of modeling analog phase locked loop
2012
Trade-off between Settling Time and Jitter in Phase Locked Loop
arXiv: Instrumentation and Detectors, 2012
Reference Injected Phase-Locked Loops (PLL-RIs)
IEEE Transactions on Circuits and Systems I: Regular Papers, 2017
A novel flash fast-locking digital phase-locked loop: design and simulations
IET Circuits, Devices & Systems, 2009
Small-Signal Modeling, Stability Analysis and Design Optimization of Single-Phase Delay-Based PLLs
IEEE Transactions on Power Electronics, 2016
On advance towards sub-sampling technique in phase locked loops – A review
Integration, the VLSI Journal, 2017
Hardware Implementation of a Phase-Locked Loop for Communication Systems
2009
Noise Analysis of Phase Locked Loops
2006
DESIGN OF ALL DIGITAL PHASE LOCKED LOOP (D-PLL) WITH FAST ACQUISITION TIME