A 2.44-pJ/b 1.62–10-Gb/s Receiver for Next Generation Video Interface Equalizing 23-dB Loss With Adaptive 2-Tap Data DFE and 1-Tap Edge DFE (original) (raw)

ISSCC 2007 / SESSION 24 / MULTI-GB/s TRANSCEIVERS / 24.1 24.1 A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery

元莆 林

View PDFchevron_right

A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology

Sergey Rylov

IEEE Journal of Solid-State Circuits, 2000

View PDFchevron_right

A 6.0-mW 10.0-Gb/s Receiver With Switched-Capacitor Summation DFE

soorosh naseri

View PDFchevron_right

A 16Gb/s 3.7mW/Gb/s 8-tap DFE receiver and baud rate CDR with 30kppm tracking bandwidth

Thomas Toifl, Thomas Morf

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2013

View PDFchevron_right

A Multi-Standard 1.5 to 10 Gb/s Latch-Based 3-Tap DFE Receiver With a SSC Tolerant CDR for Serial Backplane Communication

R. Brama

IEEE Journal of Solid-State Circuits, 2009

View PDFchevron_right

A Low-Power 20-Gb/s Discrete-Time Analog Front-End for ADC-Based Serial Link Equalizers

Sameh Ibrahim

arXiv: Signal Processing, 2019

View PDFchevron_right

A 0.88-pJ/bit 28Gb/s quad-rate 1-FIR 2-IIR decision feedback equalizer with 21dB loss compensation in 65nm CMOS process

Junyoung Song

IEICE Electronics Express

View PDFchevron_right

Equalizer Design and Performance Trade-Offs in ADC-Based Serial Links

Jihong Ren

IEEE Transactions on Circuits and Systems I: Regular Papers, 2000

View PDFchevron_right

A Fully Integrated 10-Gb/s Receiver With Adaptive Optical Dispersion Equalizer in 0.13-$\mu{\hbox {m}}$ CMOS

Namik Kocaman

IEEE Journal of Solid-State Circuits, 2000

View PDFchevron_right

A 7.5Gb/s 10Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR

Nhat Nguyen

2007

View PDFchevron_right

Decision-Feedback-Equalizer for 10-Gb/s backplane transceivers for highly lossy 56-inch channels

dianyong Chen

2008 International Conference on Communications, Circuits and Systems, 2008

View PDFchevron_right

A 15–22 Gbps Serial Link in 28 nm CMOS With Direct DFE

M Ahmed Ragab

IEEE Journal of Solid-State Circuits, 2014

View PDFchevron_right

A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS

Hirotaka Tamura

2010 IEEE International Solid-State Circuits Conference - (ISSCC), 2010

View PDFchevron_right

A 19Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE functions in 45nm SOI CMOS

Ankur Agrawal

2012

View PDFchevron_right

A combined anti-aliasing filter and 2-tap FFE in 65-nm CMOS for 2× blind 2–;10 Gb/s ADC-based receivers

Hirotaka Tamura

IEEE Custom Integrated Circuits Conference 2010, 2010

View PDFchevron_right

A 1.0625 sim\simsim 14.025 Gb/s Multi-Media Transceiver With Full-Rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS

TAI YU JING

IEEE Journal of Solid-State Circuits, 2011

View PDFchevron_right

Analog-DFE-based 16Gb/s SerDes in 40nm CMOS that operates across 34dB loss channels at Nyquist with a baud rate CDR and 1.2Vpp voltage-mode driver

Giuseppe Surace

2011 IEEE International Solid-State Circuits Conference, 2011

View PDFchevron_right

A novel CMOS edge equalizer for 10GB/S highly lossy backplane

dianyong Chen

Biennial Symposium on Communications, 2008

View PDFchevron_right

A 4.8-6.4 Gbps serial link for back-plane applications using decision feedback equalization

Vishnu Balan

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)

View PDFchevron_right

Adaptive decision feedback equalization for multi-Gbps data links

Alaa Abdullah

2021

View PDFchevron_right

A configurable 2-Gbps LVDS transceiver in 150-nm CMOS with pre-emphasis, equalization, and slew rate control

Shahbaz Abbasi

International Journal of Circuit Theory and Applications, 2016

View PDFchevron_right

A 60 MBd, 480 Mb/s, 256 QAM decision-feedback equalizer in 1.2 μm CMOS

fang lu

IEEE Journal of Solid-state Circuits, 1993

View PDFchevron_right

A 40-Gb/s serial link transceiver in 28-nm CMOS technology

Bruce Su

2014 Symposium on VLSI Circuits Digest of Technical Papers, 2014

View PDFchevron_right

6.6 A 22.5-to-32Gb/s 3.2pJ/b referenceless baud-rate digital CDR with DFE and CTLE in 28nm CMOS

Danny Yoo

2017 IEEE International Solid-State Circuits Conference (ISSCC), 2017

View PDFchevron_right

A 1.0625 $\sim$ 14.025 Gb/s Multi-Media Transceiver With Full-Rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS

Monica Garcia

IEEE Journal of Solid-State Circuits, 2000

View PDFchevron_right

A 6-b 1.6-GS/s ADC With Redundant Cycle One-Tap Embedded DFE in 90-nm CMOS

Sebastian Hoyos

IEEE Journal of Solid-State Circuits, 2013

View PDFchevron_right

A 2.5-Gb/s Multi-Rate 0.25-$\mu$m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition

Bruno Garlepp

IEEE Journal of Solid-State Circuits, 2006

View PDFchevron_right

A 6.25Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels

Vikas Gupta

IEEE Journal of Solid-state Circuits, 2005

View PDFchevron_right