A 15–22 Gbps Serial Link in 28 nm CMOS With Direct DFE (original) (raw)
Related papers
A 40-Gb/s serial link transceiver in 28-nm CMOS technology
2014 Symposium on VLSI Circuits Digest of Technical Papers, 2014
A 4.8-6.4 Gbps serial link for back-plane applications using decision feedback equalization
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)
A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology
IEEE Journal of Solid-State Circuits, 2000
A Low-Power 20-Gb/s Discrete-Time Analog Front-End for ADC-Based Serial Link Equalizers
arXiv: Signal Processing, 2019
A 19Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE functions in 45nm SOI CMOS
2012
10+ gb/s 90-nm CMOS serial link demo in CBGA package
IEEE Journal of Solid-State Circuits, 2000
Equalizer Design and Performance Trade-Offs in ADC-Based Serial Links
IEEE Transactions on Circuits and Systems I: Regular Papers, 2000
A 16Gb/s 3.7mW/Gb/s 8-tap DFE receiver and baud rate CDR with 30kppm tracking bandwidth
2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2013
IEEE Journal of Solid-State Circuits, 2011
A 34 Gb/s Distributed 2:1 MUX and CMU Using 0.18 muhboxmmuhbox mmuhboxm CMOS
IEEE Journal of Solid-state Circuits, 2006
A 6.0-mW 10.0-Gb/s Receiver With Switched-Capacitor Summation DFE
IEICE Electronics Express
An improved equalization circuit for 10-Gb/s high-speed serial transmission over backplane channel
2009 International Conference on Communications, Circuits and Systems, 2009
IEEE Journal of Solid-State Circuits, 2000
IEEE Journal of Solid-state Circuits, 2005
IEEE Transactions on Circuits and Systems II: Express Briefs, 2018
A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS
2010 IEEE International Solid-State Circuits Conference - (ISSCC), 2010
A low jitter, low power, cmos 1.25-3.125 gbps transceiver
Solid-State Circuits …, 2001
A 3.2 Gbit/s CML Transmitter With 20:1 Multiplexer In 0.18 CMOS Technology
Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.
0.18-/spl mu/m CMOS equalization techniques for 10-Gb/s fiber optical communication links
IEEE Transactions on Microwave Theory and Techniques, 2000
2009 Canadian Conference on Electrical and Computer Engineering, 2009
International Journal of Circuit Theory and Applications, 2016
A 9-Gbit/s Serial Transceiver for On-Chip Global Signaling Over Lossy Transmission Lines
IEEE Transactions on Circuits and Systems I: Regular Papers, 2009
2011 IEEE International Solid-State Circuits Conference, 2011
A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs
IEEE Journal of Solid-State Circuits, 2005
A 38-Gb/s 2-tap transversal equalizer in 0.13-μm CMOS using a microstrip delay element
2008 IEEE Radio Frequency Integrated Circuits Symposium, 2008
IEEE Journal of Solid-State Circuits, 2000
A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS
IEEE Transactions on Very Large Scale Integration Systems, 2020
A 10-GB/s SONET-compliant CMOS transceiver with low crosstalk and intrinsic jitter
IEEE Journal of Solid-State Circuits, 2004
A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-$\mu$m CMOS Technology
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
A 5-Gbps USB3.0 transmitter and receiver linear equalizer
International Journal of Circuit Theory and Applications, 2014
2019 International Conference on IC Design and Technology (ICICDT), 2019
2009 Canadian Conference on Electrical and Computer Engineering, 2009
The viability of 25 Gb/s on-board signalling
Dong Gun Kam, Christian Schuster
2008 58th Electronic Components and Technology Conference, 2008