Compound Semiconductor Based Tunnel Transistor Logic (original) (raw)

Sub10-nm Tunnel Field-Effect Transistor With Graded Si/Ge Heterojunction

Long Nguyễn

IEEE Electron Device Letters, 2011

View PDFchevron_right

Si-based tunnel field-effect transistors for low-power nano-electronics

Anne Verhulst

69th Device Research Conference, 2011

View PDFchevron_right

A tunneling field-effect transistor exploiting internally combined band-to-band and barrier tunneling mechanisms

Arnab Biswas

Applied Physics Letters, 2011

View PDFchevron_right

Si-based interband tunneling devices for high-speed logic and low power memory applications

Paul R Berger, Sean Rommel

… , 1998. IEDM'98 …, 1998

View PDFchevron_right

Experimental demonstration of 100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications

Jawar Singh

2009 IEEE International Electron Devices Meeting (IEDM), 2009

View PDFchevron_right

Low-power tunnel field effect transistors using mixed As and Sb based heterostructures

Mantu Hudait

Nanotechnology Reviews, 2013

View PDFchevron_right

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

IJSTE - International Journal of Science Technology and Engineering

View PDFchevron_right

The Tunnel Field-Effect Transistor

Anne Verhulst

Wiley Encyclopedia of Electrical and Electronics Engineering

View PDFchevron_right

Insights Into the Design and Optimization of Tunnel-FET Devices and Circuits

Ashish Pal

IEEE Transactions on Electron Devices, 2011

View PDFchevron_right

Tunnel Field-Effect Transistor with Epitaxially Grown Tunnel Junction Fabricated by Source/Drain-First and Tunnel-Junction-Last Processes

SHINJI MIGITA

Japanese Journal of Applied Physics, 2013

View PDFchevron_right

InSb/Si Heterojunction-Based Tunnelling Field-Effect Transistor with Enhanced Drive Current and Steep Switching

Nishit Malviya

Journal of Electronic Materials, 2021

View PDFchevron_right

Short-channel effect and device design of extremely scaled tunnel field-effect transistors

D21CQDT01-N NGUYEN MINH CHIEN

Microelectronics Reliability, 2015

View PDFchevron_right

On the Possibility of Obtaining MOSFET-Like Performance and Sub-60-mV/dec Swing in 1-D Broken-Gap Tunnel Transistors

Wilfried Haensch

IEEE Transactions on Electron Devices, 2000

View PDFchevron_right

Design and Modeling of Line-Tunneling Field-Effect Transistors Using Low-Bandgap Semiconductors

D21CQDT01-N NGUYEN MINH CHIEN

IEEE Transactions on Electron Devices, 2014

View PDFchevron_right

A vertical resonant tunneling transistor for application in digital logic circuits

Jürgen Stock

IEEE Transactions on Electron Devices, 2001

View PDFchevron_right

Improved Performance of Junctionless Tunnel Field Effect Transistor with Si and SiGe Hetero-Structure for Ultra Low Power Applications

Dr. Shiromani B A L M U K U N D Rahi

RSC Adv., 2015

View PDFchevron_right

A Perspective Review of Tunnel Field Effect Transistor with Steeper Switching Behavior and Low off Current (I OFF ) for Ultra Low Power Applications

Maria Jossy

2014

View PDFchevron_right

Tunnel field-effect transistor with two gated intrinsic regions

M. Tabib-azar

AIP Advances, 2014

View PDFchevron_right

Impact of the RT‐level architecture on the power performance of tunnel transistor circuits

juan pablo prudenza nuñez

International Journal of Circuit Theory and Applications, 2017

View PDFchevron_right

Gate Leakage Tunneling Impact on the InAs/GaSb Heterojunction Electron–Hole Bilayer Tunneling Field-Effect Transistor

Carlos Márquez

IEEE Transactions on Electron Devices, 2018

View PDFchevron_right

Two-Dimensional Tunnel Transistors Based on ${\rm Bi}_{2}{\rm Se}_{3}$ Thin Film

Giuseppe Iannaccone

IEEE Electron Device Letters, 2000

View PDFchevron_right

Heterogate junctionless tunnel field-effect transistor: future of low-power devices

Dr. Shiromani B A L M U K U N D Rahi

Journal of Computational Electronics, 2016

View PDFchevron_right

Impact of Asymmetric Configurations on the Heterogate Germanium Electron–Hole Bilayer Tunnel FET Including Quantum Confinement

Francisco Gamiz

IEEE Transactions on Electron Devices, 2015

View PDFchevron_right