Implementation Of A Radix-4 SRT Divider/square-root Supporting Two Concurrent Division/square-root Operations (original) (raw)

New algorithms and VLSI architectures for SRT division and square root

Robert Hamill

Proceedings of IEEE 11th Symposium on Computer Arithmetic

View PDFchevron_right

A novel implementation of radix-4 floating-point division/square-root using comparison multiples

Hooman Nikmehr, Cheng Chew Lim

Computers & Electrical Engineering, 2010

View PDFchevron_right

Fast VLSI algorithms for division and square root

John McCanny

Journal of VLSI Signal Processing, 1994

View PDFchevron_right

SRT division architectures and implementations

David Haris

Proceedings 13th IEEE Sympsoium on Computer Arithmetic

View PDFchevron_right

Design of Radix-4 SRT Dividers in 65 Nanometer CMOS Technology

Tung Anh Pham

IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006

View PDFchevron_right

High-radix division and square-root with speculation

Jordi Cortadella

IEEE Transactions on Computers, 1994

View PDFchevron_right

High Performance Novel Square Root Architecture Using Ancient Indian Mathematics for High Speed Signal Processing

Mainuck Das

Advances in Pure Mathematics, 2015

View PDFchevron_right

A Fast Radix-4 Floating-Point Divider with Quotient Digit Selection by Comparison Multiples

Hooman Nikmehr, Cheng Chew Lim

The Computer Journal, 2006

View PDFchevron_right

CMOS Implementation of a hybrid radix-4 divider

Alain Guyot

Solid-State Circuits …, 1994

View PDFchevron_right

SRT Fast Division Algorithms : Simulation and Performance Evaluation

Ahmet Sertbaş

2007

View PDFchevron_right

A radix-16 SRT division unit with speculation of the quotient digits

Jordi Cortadella

Proceedings Ninth Great Lakes Symposium on VLSI, 1999

View PDFchevron_right

High speed SRT divider for intelligent embedded system

Bhavana Mehta

2017 International Conference on Soft Computing and its Engineering Applications (icSoftComp), 2017

View PDFchevron_right

Design of Radix 4 SRT Dividers for Single Precision DSP in Deep Submicron CMOS Technology

Earl Swartzlander

2006 IEEE International Symposium on Signal Processing and Information Technology, 2006

View PDFchevron_right

High-speed double-precision computation of reciprocal, division, square root, and inverse square root

Jose Pineiro

2002

View PDFchevron_right

Architectures for Floating-Point Division

Hooman Nikmehr

View PDFchevron_right

Improve High Performance Factor for Floating Point SRT Division

shakin banu

2011

View PDFchevron_right

Square Root on Chip

Vanco Litovski

ETF Journal of Electrical …, 2004

View PDFchevron_right

Novel Pipelined Architecture for Efficient Evaluation of the Square Root Using a Modified Non-Restoring Algorithm

Sotirios Ziavras

View PDFchevron_right

THE DESIGN AND IMPLEMENTATION OF A HIGH-PERFORMANCE FLOATING-POINT DIVIDER

Nhon Quach

1994

View PDFchevron_right

Simplified floating-point division and square root

Jarmo Takala

2013 IEEE International Conference on Acoustics, Speech and Signal Processing, 2013

View PDFchevron_right

High speed self-timed pipelined datapath for square rooting

Stefania Perri

IEE Proceedings - Circuits, Devices and Systems, 1999

View PDFchevron_right

Radix 2 division with over-redundant quotient selection

Luis Montalvo

IEEE Transactions on Computers, 1997

View PDFchevron_right

Coordinate Rotation-Based Design Methodology for Square Root and Division Computation

Suresh Mopuri

IEEE Transactions on Circuits and Systems II: Express Briefs, 2019

View PDFchevron_right

IMPLEMENTATION OF LOW POWER DIVIDER TECHNIQUES USING RADIX

Editor IJRET

IJRET, 2012

View PDFchevron_right

An Unified Architecture for Single, Double, Double-Extended, and Quadruple Precision Division

Hayden K H So

Circuits, Systems, and Signal Processing, 2017

View PDFchevron_right

Radix-10 Fixed Point Division Hardware

Dr. Diganta Sengupta

International Journal of Recent Technology and Engineering, 2019

View PDFchevron_right

FPGA Implementation of Low-Area Square Root Calculator

aiman zakwan jidin

TELKOMNIKA (Telecommunication Computing Electronics and Control), 2015

View PDFchevron_right

A radix-10 SRT divider based on alternative BCD codings

Álvaro Vázquez

2007 25th International Conference on Computer Design, 2007

View PDFchevron_right

A New Theory for High-Radix Division in Hardware Two Direct Hardware: Two Direct

Vitit Kantabutra

1997

View PDFchevron_right

A multi-cycle fixed point square root module for FPGAs

Claudia Feregrino-uribe

IEICE Electronics Express, 2012

View PDFchevron_right

Proposed low power, high speed adder-based 65-nm Square root circuit

SENTHIL PARI

Microelectronics Journal, 2011

View PDFchevron_right