IMPLEMENTATION OF LOW POWER DIVIDER TECHNIQUES USING RADIX (original) (raw)
Related papers
IEEE Transactions on Computers, 1999
Design of Radix-4 SRT Dividers in 65 Nanometer CMOS Technology
IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006
Comparison of the layout synthesis of radix-2 and pseudo-radix-4 dividers
Proceedings of the 8th International Conference on VLSI Design
Design of Radix 4 SRT Dividers for Single Precision DSP in Deep Submicron CMOS Technology
2006 IEEE International Symposium on Signal Processing and Information Technology, 2006
SRT division architectures and implementations
Proceedings 13th IEEE Sympsoium on Computer Arithmetic
Review of Basic Classes of Dividers Based on Division Algorithm
IEEE Access
A Novel Vedic Divider Architecture with Reduced Delay for VLSI Applications
International Journal of Computer Applications, 2015
DESIGN AND IMPLEMENTATION OF SERIAL DIVIDER USING 180NM PROCESS TECHNOLOGY
THE DESIGN AND IMPLEMENTATION OF A HIGH-PERFORMANCE FLOATING-POINT DIVIDER
1994
A High-Performance Data-Dependent Hardware Divider
2000
A New Theory for High-Radix Division in Hardware Two Direct Hardware: Two Direct
1997
Lecture Notes in Computer Science, 2004
Scientific Reports
CMOS Implementation of a hybrid radix-4 divider
Solid-State Circuits …, 1994
A hybrid radix-4/radix-8 low power, high speed multiplier architecture for wide bit widths
1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96, 1996
Vedic Divider: Novel Architecture (ASIC) for High Speed VLSI Applications
2011 International Symposium on Electronic System Design, 2011
Vedic division methodology for high-speed very large scale integration applications
The Journal of Engineering, 2014
A New Theory for High-Radix Division In Hardware: Two Direct, Comparison-Based Radix-8 Cases
Unpublished, August, 1997
READ: A fixed restoring array based accuracy-configurable approximate divider for energy efficiency
Integration, 2021
A new divide and conquer method for achieving high speed division in hardware
Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design
A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture
IEEE Transactions on Computers, 2007
Design and Comparison of High Speed Radix-8 and Radix-16 Booth's Multipliers
New high-speed and low-power radix-2r multiplication algorithms
A Fast Radix-4 Floating-Point Divider with Quotient Digit Selection by Comparison Multiples
Hooman Nikmehr, Cheng Chew Lim
The Computer Journal, 2006
Design a high performance and low power radix-4 booth multiplier using power reduction techniques
1ST INTERNATIONAL CONFERENCE ON ADVANCES IN SIGNAL PROCESSING, VLSI, COMMUNICATIONS AND EMBEDDED SYSTEMS: ICSVCE-2021, 2021
Design and Analysis of Radix-8/4/2 64b/32b Integer
VLSI DESIGN, 2000
Design and Implementation of 32-Bit Arithmetic Divider and Multiplier using Single Stage Design
Design of High speed Low Power Reversible Vedic multiplier and Reversible Divider
New high-speed and low-power radix-2r multiplication algorithms
Abdelkrim Kamel Oudjida, Mohamed Berrandjia
2012 IEEE Faible Tension Faible Consommation, 2012
A radix-10 SRT divider based on alternative BCD codings
2007 25th International Conference on Computer Design, 2007