Design and modeling challenges for DDR II memory subsystems (original) (raw)
Related papers
DDR Timing Closure: Physical Design and STA Methodology
Power integrity chip-package-PCB co-simulation for I/O interface of DDR3 high-speed memory
2008
IEEE Electromagnetic Compatibility Magazine, 2016
Channel timing error analysis for DDR2 memory systems
Signal/power integrity design strategy for low-cost package of high-speed memory I/O interfaces
2009 IEEE Electrical Design of Advanced Packaging & Systems Symposium (EDAPS), 2009
Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005.
2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2013
Experimental investigation of Scalability of DDR DRAM packages
System development of high-performance, low-cost 1333Mbps LPDDR2 memory interface
2012
Physical Design for Reduced Delay Uncertainty in High Performance Clock Distribution Networks
2009
A 512-Mb DDR3 SDRAM Prototype With<tex>$C_IO$</tex>Minimization and Self-Calibration Techniques
IEEE Journal of Solid-State Circuits, 2006
A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques
Solid-State Circuits, …, 2006
A 390-mm/sup 2/, 16-bank, 1-Gb DDR SDRAM with hybrid bitline architecture
IEEE Journal of Solid-State Circuits, 1999
A REVIWE ARTICLE OF SDRAM DESIGN WITH NECESSORY CRITERIA OF DDR CONTROLLER
Timing violations due to VDD/VSS bounce
Advances in Radio Science, 2006
IEEE Journal of Solid-State Circuits, 2012
Decoupling capacitance allocation for timing with statistical noise model and timing analysis
2008 IEEE/ACM International Conference on Computer-Aided Design, 2008
Clocking circuits for a 16Gb/s memory interface
2008 IEEE Custom Integrated Circuits Conference, 2008
Statistical link analysis of high-speed memory I/O interfaces during simultaneous switching events
2008 IEEE-EPEP Electrical Performance of Electronic Packaging, 2008
High-Speed Digital System Design—A Handbook of Interconnect Theory and Design Practices
Design and modeling of a 3.2 Gbps/pair memory channel
Electrical Performance of Electronic Packaging,, 2002
Data Strobe Timing of DDR2 using a Statistical Random Sampling Technique
2008
ASIC Design Methodology & Implementation of Double Data Rate (DDR) SDRAM Controller 1
Noise and power programmability in semi-custom I/O buffers
VLSI: Integrated Systems on Silicon, 1997
2012 IEEE International Solid-State Circuits Conference, 2012
A High Performance DDR3 SDRAM Controller
International Journal of Electronics and Electical Engineering, 2012
2012
IEEE Journal of Solid-State Circuits, 2020
IEEE Journal of Solid-State Circuits, 1998
Post-Silicon Analysis of Shielded Interconnect Delays for Useful Skew Clock Design
IEEE Transactions on Electron Devices, 2019
Accurate capture of timing parameters in inductively-coupled on-chip interconnects
Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04, 2004
Reduced delay uncertainty in high performance clock distribution networks
2003 Design, Automation and Test in Europe Conference and Exhibition, 2003
A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/Os
2003