Thermally-induced soft errors in nanoscale CMOS circuits (original) (raw)
Related papers
IEEE Transactions on Device and Materials Reliability, 2000
Shot-Noise-Induced Failure in Nanoscale Flip-Flops�Part I: Numerical Framework
Ieee Transactions on Electron Devices, 2012
Comparative analysis of process variation impact on flip-flops soft error rate
2009
Analysis of soft error rate in flip-flops and scannable latches
Rajaraman Ramanarayanan, Vijaykrishnan Narayanan
IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings., 2000
Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing
IEEE Transactions on Circuits and Systems I: Regular Papers, 2015
Combined Impact of NBTI Aging and Process Variations on Noise Margins of Flip-Flops
2014 17th Euromicro Conference on Digital System Design, 2014
Shot-Noise-Induced Failure in Nanoscale Flip-Flops Part II: Failure Rates in 10-nm Ultimate CMOS
Son Le, Marco Donato, Alexander Zaslavsky
IEEE Transactions on Electron Devices, 2000
The impact of timing yield improvement under process variation on flip-flops soft error rate
2009
Microelectronics Reliability, 2013
Glitch-induced within-die variations of dynamic energy in voltage-scaled nano-CMOS circuits
2010 Proceedings of ESSCIRC, 2010
The effect of threshold voltages on the soft error rate [memory and logic circuits]
2004
Thermal noise and bit error rate limits in nanoscale memories
Electronics Letters, 2006
A New Low Power High Reliability Flip-Flop Robust Against Process Variations
Journal of Electrical and Computer Engineering Innovations
2016
NanoWorld journal, 2023
nano world journal, 2023
Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits
Design, Automation, and Test in Europe, 2008
Fundamental Thermal Limits on Data Retention in Low-Voltage CMOS Latches and SRAM
IEEE Transactions on Device and Materials Reliability, 2020
Thermal Noise-Induced Error Simulation Framework for Subthreshold CMOS SRAM
2019
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies
Design, Automation, and Test in Europe, 2008
Analyzing Combined Impacts of Parameter Variations and BTI in Nano-scale Logical Gates
Fault-tolerance and noise modelling in nanoscale circuit design
Signals Systems and …
A Model for Soft Errors in the Subthreshold CMOS Inverter
2006
Measurement and analysis of soft error vulnerability of low-voltage logic and memory circuits
2014
Soft-error Tolerance by Guard-Gate Structures on Flip-Flops in 22 and 65 nm FD-SOI Technologies
IEICE Transactions on Electronics, 2023
Single-Event Upsets and Distributions in Radiation-Hardened CMOS Flip-Flop Logic Chains
IEEE Transactions on Nuclear Science, 2011