Comparative analysis of process variation impact on flip-flops soft error rate (original) (raw)
Related papers
The impact of timing yield improvement under process variation on flip-flops soft error rate
2009
Analysis of soft error rate in flip-flops and scannable latches
Rajaraman Ramanarayanan, Vijaykrishnan Narayanan
IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings., 2000
Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits
2009
Effect of Power Optimizations on Soft Error Rate
IFIP International Federation for Information Processing, 2006
Thermally-induced soft errors in nanoscale CMOS circuits
2007 IEEE International Symposium on Nanoscale Architectures, 2007
Circuit design and modeling for soft errors
IBM Journal of Research and Development, 2000
A New Low Power High Reliability Flip-Flop Robust Against Process Variations
Journal of Electrical and Computer Engineering Innovations
2016
Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing
IEEE Transactions on Circuits and Systems I: Regular Papers, 2015
The effect of threshold voltages on the soft error rate [memory and logic circuits]
2004
A highly-efficient technique for reducing soft errors in static CMOS circuits
IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
A comparative study of variability impact on static flip-flop timing characteristics
christian bernard, Nadine Azémard
2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, 2008
Microelectronics Reliability, 2013
Soft-error Tolerance by Guard-Gate Structures on Flip-Flops in 22 and 65 nm FD-SOI Technologies
IEICE Transactions on Electronics, 2023
Redundant Skewed Clocking of Pulse-Clocked Latches for Low Power Soft Error Mitigation
2015 15th European Conference on Radiation and Its Effects on Components and Systems (RADECS), 2015
Comparative analysis of power yield improvement under process variation of sub-threshold flip-flops
2010
IJERT-Design And Comparison Of Flip-Flops Using CMOS Technology
International Journal of Engineering Research and Technology (IJERT), 2012
Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015
Design And Implementation of High-Performance Timing-Error-Tolerant Circuit Using 45nm
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
Logic soft errors in sub-65nm technologies design and CAD challenges
2005
Timing yield enhancement through soft edge flip-flop based design
2008 IEEE Custom Integrated Circuits Conference, 2008
An efficient Sense amplifier based Flip-Flop design
2011
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
A low power and soft error resilience guard‐gated Quartro‐based flip‐flop in 45 nm CMOS technology
IET circuits, devices & systems, 2021
TVLS02 Low-Power Variation-Aware Flip Flop
Modeling the effect of technology trends on the soft error rate of combinational logic
Proceedings International Conference on Dependable Systems and Networks
Soft Error Resilient System Design through Error Correction
2006 IFIP International Conference on Very Large Scale Integration, 2006
Sizing CMOS Circuits for Increased Transient Error Tolerance
2004
Modeling the Impact of Device and Pipeline Scaling on the Soft Error Rate of Processor Elements
2002
IEEE Transactions on Circuits and Systems I-regular Papers, 2010
DESIGN AND ANALYSIS OF POWER EFFICIENT SENSE AMPLIFIER BASED FLIP FLOP
IJRCAR, 2014
Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits
Design, Automation, and Test in Europe, 2008
Soft Errors: Modeling and Interactions with Power Optimizations
2005
Design and analysis of flip flop for low power VLSI applications-A Review
2017