Evaluating the Data Integrity of Memory Systems by Configurable Markov Models (original) (raw)
Related papers
Data integrity evaluations of Reed Solomon codes for storage systems [solid state mass memories
2004
Reliability Analysis of Fault Tolerant Memory Systems
arXiv (Cornell University), 2023
PCoSA: A product error correction code for use in memory devices targeting space applications
Integration, 2020
… Final Report, 2003 …, 2003
Reliability of Single-Error Correction Protected Memories
IEEE Transactions on Reliability, 2009
Error correction codes for SEU and SEFI tolerant memory systems
2009
A Comparative Evaluation of Designs for Reliable Memory Systems
Journal of Electronic Testing, 2005
An automatic technique for optimizing Reed-Solomon codes to improve fault tolerance in memories
Design & Test of …, 2005
Data Integrity Evaluations of Reed Solomon Codes for Storage Systems
2004
2005
IEEE Transactions on Device and Materials Reliability, 2000
An efficient design of embedded memories and their testability analysis using Markov chains
Journal of Electronic Testing, 1992
Reliability analysis of memories protected with BICS and a per-word parity bit
ACM Transactions on Design Automation of Electronic Systems, 2010
Unidirectional Error Correcting Codes for Memory Systems: A Comparative Study
Computing Research Repository, 2010
RELIABILITY MEASUREMENT OF MEMORY SYSTEM USING SPARE BLOCKS
IJERT-A Proficient Method of Error Detection Using Ml Algorithm for Memory Applications
International Journal of Engineering Research and Technology (IJERT), 2013
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture, 2021
Fault-Aware Dependability Enhancement Techniques for Flash Memories
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019
A method to eliminate the event accumulation problem from a memory affected by multiple bit upsets
Microelectronics Reliability, 2009
Characterization of data retention faults in DRAM devices
2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2014
Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data
International Journal of VLSI Design & Communication Systems, 2013
Automated synthesis of EDACs for FLASH memories with user-selectable correction capability
2010 IEEE International High Level Design Validation and Test Workshop (HLDVT), 2010
Reliability of flat XOR-based erasure codes on heterogeneous devices
2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN), 2008
Error-correction schemes with erasure information for fast memories
2013