Reliability of Single-Error Correction Protected Memories (original) (raw)
Related papers
Reliability Analysis of Fault Tolerant Memory Systems
arXiv (Cornell University), 2023
The reliability of single-error protected computer memories
IEEE Transactions on Computers, 1988
Error correction codes for SEU and SEFI tolerant memory systems
2009
Reliability analysis of memories protected with BICS and a per-word parity bit
ACM Transactions on Design Automation of Electronic Systems, 2010
Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code
2005
A Comparative Evaluation of Designs for Reliable Memory Systems
Journal of Electronic Testing, 2005
An automatic technique for optimizing Reed-Solomon codes to improve fault tolerance in memories
Design & Test of …, 2005
RELIABILITY MEASUREMENT OF MEMORY SYSTEM USING SPARE BLOCKS
Improved Reliability Memory's Module Structure for Critical Application Systems
Memory system reliability improvement through associative cache redundancy
IEEE Journal of Solid-State Circuits, 1991
Journal of Electronic Testing, 1999
IEEE Transactions on Nuclear Science, 2005
A method to eliminate the event accumulation problem from a memory affected by multiple bit upsets
Microelectronics Reliability, 2009
On the Characterization and Optimization of On-Chip Cache Reliability against Soft Errors
IEEE Transactions on Computers, 2000
Improved Performance of Memory Reliability Against Multiple Cell Upsets Using Hybrid Matrix Code
2015
Radiation Induced Multiple Bit Upset Prediction and Correction in Memories using Cost Efficient CMC
2017
Hybrid Matrix Code for Enhanced Memory Reliability against Multiple Cell upsets
IJSRD - International Journal for Scientific Research and Development
Optimising Model for Memory Fault Tolerance in Onboard Computer
Defence Science …, 2002
Improving Reliability of Memory against Multiple Cell Upsets Using Decimal Matrix Code
Error-correction schemes with erasure information for fast memories
2013
Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache
IEEE Transactions on Computers, 2011
Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic, 2002
Memory Errors in Modern Systems
Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, 2015
Error correcting code analysis for cache memory high reliability and performance
2011 Design, Automation & Test in Europe, 2011
Impact of data cache memory on the single event upset-induced error rate of microprocessors
IEEE Transactions on Nuclear Science, 2003
An analytical model for the calculation of the Expected Miss Ratio in faulty caches
2011 IEEE 17th International On-Line Testing Symposium, 2011
Soft Error Tolerance in Memory Applications
International Journal of Advanced Computer Science and Applications
2012