IMPLEMENTATION OF POWER GATING TECHNIQUE IN CMOS FULL ADDER CELL (original) (raw)
Related papers
International Journal of Advanced Research in Electronics & Communication Engineering, 2012
Design and realisation of Low leakage 1-bit CMOS based Full Adder Cells for Mobile Applications
IJERT-Low Power CMOS Full Adder Design with Sleep Transistor for Submicron VLSI Technologies
International Journal of Engineering Research and Technology (IJERT), 2013
A High-Level Technique for Estimation and Optimization of Leakage Power for Full Adder
International Journal of Nanoscience, 2013
TRANSISTOR GATING: A Technique for Leakage Power Reduction in CMOS Circuits
2012
LOW-POWER 1-BIT FULL-ADDER CELL USING ENHANCED PASS TRANSISTOR LOGIC AND POWER GATING
IJERT-An Efficient Low Leakage 1-bit Nano-CMOS based Full Adder Cells for Mobile Applications
International Journal of Engineering Research and Technology (IJERT), 2014
bindu madhavi, Mamidala Pallavi
FACTA UNIVERSITATIS Series: Electronics and Energetics, 2021
A Reliable Leakage Reduction Technique for Approximate Full Adder with Reduced Ground Bounce Noise
An Efficient Low Leakage 1-bit Nano-CMOS based Full Adder Cells for Mobile Applications
2014
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 2013
Improved Power Gating Techniques for Reduction of Noise and Leakage Power in VLSI Circuits
International Journal of Computer Applications, 2013
Review of Leakage Power Reduction in CMOS Circuits Cite This Article
2008
Design And Analysis Of Low Power High Performance Single Bit Full Adder
Review of Leakage Power Reduction in CMOS Circuits
American Journal of Electrical and Electronic Engineering, 2014
Standby Leakage Power Reduction in Digital Circuits
2015
A new leakage reduction method for ultra low power VLSI design for portable devices
Power, Control and Embedded Systems (ICPCES), 2012 2nd International Conference, 2012
Standby Leakage Power Reduction Techniques in Deep Sub-Micron CMOS VLSI Circuits
Ijca Proceedings on International Conference on Communication Technology, 2013
International Journal of Computer Applications, 2013
Leakage Reduction Methodology in CMOS for the Design of 1-Bit Full Adder
International Journal of Engineering Technology and Management Sciences, 2021
IJERT-Comparison of Various Leakage Power Reduction Techniques for CMOS Circuit Design
International Journal of Engineering Research and Technology (IJERT), 2013
Microelectronics Journal, 2017
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
AN EFFICIENT METHOD FOR REDUCING LEAKAGE POWER IN VLSI DESIGN
INTERNATIONAL JOURNAL OF ELECTRICAL ELECTRONICS AND COMMUNICATION , 2015
A New Technique for Leakage Power Reduction in CMOS circuit by using DSM
International Journal of Computer Applications
Improved Power Gating Technique for Leakage Power Reduction
researchinventy researchinventy
2012