Design and realisation of Low leakage 1-bit CMOS based Full Adder Cells for Mobile Applications (original) (raw)
Related papers
IJERT-An Efficient Low Leakage 1-bit Nano-CMOS based Full Adder Cells for Mobile Applications
International Journal of Engineering Research and Technology (IJERT), 2014
An Efficient Low Leakage 1-bit Nano-CMOS based Full Adder Cells for Mobile Applications
2014
LOW-POWER 1-BIT FULL-ADDER CELL USING ENHANCED PASS TRANSISTOR LOGIC AND POWER GATING
IJERT-Low Power CMOS Full Adder Design with Sleep Transistor for Submicron VLSI Technologies
International Journal of Engineering Research and Technology (IJERT), 2013
Leakage Reduction Methodology in CMOS for the Design of 1-Bit Full Adder
International Journal of Engineering Technology and Management Sciences, 2021
A High-Level Technique for Estimation and Optimization of Leakage Power for Full Adder
International Journal of Nanoscience, 2013
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
Performance analysis of low-power 1-bit CMOS full adder cells
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
Design And Analysis Of Low Power High Performance Single Bit Full Adder
Novel 1-Bit Full-Adder Cell with ultra-low Delay, PDP and EDP
IMPLEMENTATION OF POWER GATING TECHNIQUE IN CMOS FULL ADDER CELL
International Journal of Electronics,Communication & Instrumentation EngineeringResearch and Development (IJECIERD) : TJPRC Pvt. Ltd, 2012
Design and analysis of low run-time leakage in a 10 Transistors full adder in 45nm technology
2016 IEEE Region 10 Conference (TENCON), 2016
Performance Analysis of Low Power high Speed 1-Bit CMOS Full Adder Cell
2020
Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications
International Journal of Electronics, 2019
PERFORMANCE ANALYSIS OF LOW POWER FULL ADDER CELLS USING 45NM CMOS TECHNOLOGY
International Journal of Microelectronics Engineering (IJME)
International Journal of Microelectronics Engineering (IJME), 2015
A novel low-power full-adder cell for low voltage
Integration, the VLSI Journal, 2009
Low Power and High Performance Full Adder in Deep Submicron Technology
2014
International Journal of Advanced Research in Electronics & Communication Engineering, 2012
Implementation of Novel Ultra-Low Power and High-Speed 1-Bit Full Adder Cell
2013 Students Conference on Engineering and Systems (SCES), 2013
Low Power-Area Designs of 1Bit Full Adder in Cadence Virtuoso Platform
International Journal of VLSI Design & Communication Systems, 2013
IEEE International Conference SESC 2013 organized by MNNIT Allahabad, INDIA, 2013
Low-voltage low-power CMOS full adder
Circuits, Devices and Systems, IEE …, 2001
Modified Low-Power Hybrid 1-Bit Full Adder
2018
Survey and Evaluation of Low-Power Full-Adder Cells
Analysis of Different CMOS Full Adder Circuits Based on Different Parameter for Low Voltage
International journal of engineering research and technology, 2018
DESIGN OF LOW POWER 4-BIT FULL ADDER USING SLEEPY KEEPER APPROACH
IJRET, 2012
Low-Power High-Speed Double Gate 1-bit Full Adder Cell
International Journal of Electronics and Telecommunications, 2016