Comparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits (original) (raw)
Related papers
Efficient reduction of leakage power in low power VLSI circuits using Sleepy Keeper Approach
2015
AN EFFICIENT METHOD FOR REDUCING LEAKAGE POWER IN VLSI DESIGN
Standby Leakage Power Reduction Techniques in Deep Sub-Micron CMOS VLSI Circuits
Ijca Proceedings on International Conference on Communication Technology, 2013
Analysis of Power Dissipation & Low Power VLSI Chip Design
Leakage Power and Area Optimization in Cmos Logic Design in Sub Micron Technology
2017
A new leakage reduction method for ultra low power VLSI design for portable devices
Power, Control and Embedded Systems (ICPCES), 2012 2nd International Conference, 2012
IJERT-Leakage Power Reduction in CMOS VLSI
International Journal of Engineering Research and Technology (IJERT), 2014
bindu madhavi, Mamidala Pallavi
IJERT-Comparison of Various Leakage Power Reduction Techniques for CMOS Circuit Design
International Journal of Engineering Research and Technology (IJERT), 2013
Leakage Power Reduction in CMOS VLSI Circuits using Advance Leakage Reduction Method
International Journal for Research in Applied Science and Engineering Technology, 2021
Ultra Low Power VLSI Design: A Review
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transistor Technique
IJMER
Standby Leakage Power Reduction in Digital Circuits
2015
A Novel Technique for Leakage Power Reduction in CMOS VLSI Circuits by using Universal Gates
2016
REVIEW ON LOW POWER VLSI DESIGN
Leakage Power Reduction in CMOS Logic Circuit Using Various Techniques
International Journal of Research & Review (IJRR)
https://www.ijrrjournal.com/IJRR\_Vol.9\_Issue.11\_Nov2022/IJRR-Abstract13.html, 2022
Multi-Purpose Technique to Decrease Leakage Power in VLSI Circuits
IAEME PUBLICATION, 2019
Variable Body Biasing (VBB) based VLSI Design Approach to Reduce Static Power
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2017
Techniques for Sub-threshold Leakage Reduction in Low Power CMOS Circuit Designs
International Journal of Computer Applications, 2014
2012
Low Power and Area Efficient Design of VLSI Circuits
Mr. Venkatesh Seerapu, Bagadi Madhavi
2013
A Survey on Low Power VLSI Designs
2008
Review of Leakage Power Reduction in CMOS Circuits
American Journal of Electrical and Electronic Engineering, 2014
A Novel Approach for Leakage Power Reduction Techniques in 65nm Technologies
International Journal of VLSI Design & Communication Systems, 2014
Comparison of Leakage Power Reduction Techniques in 65nm Technologies
International Journal of Computer Applications, 2016
LEAKAGE POWER REDUCTION TECHNIQUE IN CMOS CIRCUIT: A STATE-OF-THE-ART REVIEW