Timing–driven variation–aware synthesis of hybrid mesh/tree clock distribution networks (original) (raw)
Related papers
Timing-driven variation-aware nonuniform clock mesh synthesis
Proceedings of the 20th symposium on Great lakes symposium on VLSI - GLSVLSI '10, 2010
Capacitance driven clock mesh synthesis to minimize skew and power dissipation
IEICE Electronics Express, 2013
High Performance Clock Distribution Networks, 1996
Low Power Clock Network Design
Journal of Low Power Electronics and Applications, 2011
Clock tree synthesis for prescribed skew specifications
2005
Automated Synthesis of Skew-Based Clock Distribution Networks
VLSI Design, 1998
Buffered clock tree for high quality IC design
SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)
Reducing clock skew variability via crosslinks
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006
Robust Chip-Level Clock Tree Synthesis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011
Nano-scale VLSI clock routing module based on useful-skew tree algorithm
… on Engineering and …, 2006
Dong-Jin Lee: High-performance and Low-power Clock Network Synthesis
Clock skew optimization via wiresizing for timing sign-off covering all process corners
Proceedings of the 46th Annual Design Automation Conference, 2009
Low-power buffered clock tree design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
An efficient heuristic algorithm for fast clock mesh realization
International Conference on Pattern Recognition, Informatics and Medical Engineering (PRIME-2012), 2012
Practical techniques to reduce skew and its variations in buffered clock networks
ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005., 2005
Synthesis of clock tree topologies to implement nonzero clock skew schedule
IEE Proceedings - Circuits, Devices and Systems, 1999
Zero Skew Clock-Tree Optimization With Buffer Insertion/Sizing and Wire Sizing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004
Zero skew clock routing for fast clock tree generation
2008 Canadian Conference on Electrical and Computer Engineering, 2008
Robust chip-level clock tree synthesis for SOC designs
Proceedings of the 45th annual conference on Design automation - DAC '08, 2008
Clock skew reduction in ASIC logic design: a methodology for clock tree management
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
Power efficient tree-based crosslinks for skew reduction
Proceedings of the 19th ACM Great Lakes symposium on VLSI - GLSVLSI '09, 2009
Robust Clock Tree Synthesis with timing yield optimization for 3D-ICs
16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 2011
Improved algorithms for link-based non-tree clock networks for skew variability reduction
Proceedings of the 2005 international symposium on physical design - ISPD '05, 2005
Statistical timing analysis driven post-silicon-tunable clock-tree synthesis
Computer-Aided Design, 2005. …, 2005
MeshWorks: An efficient framework for planning, synthesis and optimization of clock mesh networks
2008 Asia and South Pacific Design Automation Conference, 2008
Performance of Clock Mesh Under Dynamic Voltage and Frequency Scaling
Procedia Computer Science, 2015
Variation-tolerant and low-power clock network design for 3D ICs
2011 IEEE 61st Electronic Components and Technology Conference (ECTC), 2011
Power Optimal Buffered Clock Tree Design
32nd Design Automation Conference, 1995
Sensitivity Based Link Insertion for Variation Tolerant Clock Network Synthesis
8th International Symposium on Quality Electronic Design (ISQED'07), 2007
MeshWorks: A Comprehensive Framework for Optimized Clock Mesh Network Synthesis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005