Statistical timing analysis driven post-silicon-tunable clock-tree synthesis (original) (raw)
Related papers
Robust Chip-Level Clock Tree Synthesis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011
Robust chip-level clock tree synthesis for SOC designs
Proceedings of the 45th annual conference on Design automation - DAC '08, 2008
OCV-Aware Top-Level Clock Tree Optimization
Siddhartha Nath, Jae-Gon Lee, Kwangsoo Han, Andrew Khang
Proc. Great Lakes Symposium on VLSI, 2014
Buffered clock tree for high quality IC design
SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)
A timing optimization technique for nanoscale CMOS circuits susceptible to process variations
2011
High Performance Clock Distribution Networks, 1996
Low-power buffered clock tree design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
Low-power clock trees for CPUs
2010
Statistical Timing Yield Optimization by Gate Sizing
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
Statistical Timing Based Optimization using Gate Sizing
Computing Research Repository, 2007
An Efficient Timing and Clock Tree Aware Placement Flow with Multibit Flip-Flops for Power Reduction
Communications in computer and information science, 2017
Sensitivity Based Link Insertion for Variation Tolerant Clock Network Synthesis
8th International Symposium on Quality Electronic Design (ISQED'07), 2007
Japanese Journal of Applied Physics, 2009
Clock tree synthesis for prescribed skew specifications
2005
Robust Clock Tree Synthesis with timing yield optimization for 3D-ICs
16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 2011
A Variation Aware Circuit Design Using Dynamic Clock Stretching
2010 International Symposium on Electronic System Design, 2010
Optimal VLSI Delay Tuning by Space Tapering With Clock-Tree Application
IEEE Transactions on Circuits and Systems I: Regular Papers, 2017
Dong-Jin Lee: High-performance and Low-power Clock Network Synthesis
Low power clock buffer planning methodology in F-D placement for large scale circuit design
2008 Asia and South Pacific Design Automation Conference, 2008
System Level Clock Tree Synthesis for Power Optimization
2007 Design, Automation & Test in Europe Conference & Exhibition, 2007
Statistical Design Framework of Submicron Flip-Flop Circuits Considering Process Variations
IEEE Transactions on Semiconductor Manufacturing, 2011
Algorithmic tuning of clock trees and derived non-tree structures
2010
Contango: integrated optimization of SoC clock networks
2011
Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits
2009
Clock skew optimization via wiresizing for timing sign-off covering all process corners
Proceedings of the 46th Annual Design Automation Conference, 2009
Timing–driven variation–aware synthesis of hybrid mesh/tree clock distribution networks
Integration, the VLSI Journal, 2013
A Statistical Framework for Post-Silicon Tuning through Body Bias Clustering
2006 IEEE/ACM International Conference on Computer Aided Design, 2006
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 2001
Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing
IEEE Transactions on Circuits and Systems I: Regular Papers, 2015
Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
A methodology to improve timing yield in the presence of process variations
Proceedings of the 41st Annual Design Automation Conference, 2004
Analysis of the impact of process variations on clock skew
IEEE Transactions on Semiconductor Manufacturing, 2000