VLSI design with multiple active layers (original) (raw)

A Study on VLSI Physical Design Specific Issues

2013

Partitioning and placement are the significant areas of VLSI Physical design. In this paper, we have elaborated four main design issues in VLSI circuit partitioning and placement. The objective of study in VLSI physical design is to optimize the chip area and to maintain chip performance

Free PDF

IJERT-Designing of VLSI Circuits with MOS and CMOS

International Journal of Engineering Research and Technology (IJERT), 2013

https://www.ijert.org/designing-of-vlsi-circuits-with-mos-and-cmos https://www.ijert.org/research/designing-of-vlsi-circuits-with-mos-and-cmos-IJERTV2IS110866.pdf In this paper discussed the development and design of VLSI. Modern day computers are getting smaller, faster, and cheaper and more power efficient every progressing second. The transistor count on a single chip had already exceeded 1000 and hence came the age of Very Large Scale Integration or VLSI. There are two types of MOS transistors pMOS and nMOS. CMOS technology uses both MOS transistors. CMOS processing steps can be broadly divided into two parts. Transistors are formed in the Front-End-of-Line (FEOL) phase, while wires are built in the Back-End-of-Line (BEOL) phase.

Free PDF

VLSI design with multiple active layers (original) (raw)

Free related PDFsRelated papers